Abstract
The optimization of power consumption at a very high design level is a critical step towards a power-efficient digital system design. The increasing usage of battery-powered and often wireless portable systems is driving the demand for IC and SoC devices consuming the smallest possible amount of energy. The aim of the method presented in this paper is to integrate low power methods within the scheduling process of the High-Level Synthesis by defining partitions. Starting from an Controlled-Data-Flow-Graph (CDFG) the proposed method uses standard scheduling techniques and path analysis on the graph to identify regions that can be combined to partitions. Each partition has a controlled activation or deactivation mechanism. That means, the partition can be switched off when it is not used. As an example design, a part of the MPEG-2 algorithm is used.
This work was partly funded by the Deutsche Forschungsgemeinschaft (DFG) in SPP Verfahren zur Verlustarmen Informationsverarbeitung (VIVA), 322 1076
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
REFERENCES
Carraghan, R. and Pardalos, P. M. (1990). An exact algorithm for the maximum clique problem. In In Operations Research Letters 9, pp 375–382.
Chandrakasan, A., Potkonjak, M., Rabaey, J., and Broderson, R. (1992). Hyper-lp: A system for power minimization using architectural transformations. In Proc. of ICCAD.
Chen, C. and Sarrafzadeh, M. (2002). Power-manageable scheduling technique for control dominated high-level synthesis. In Proc. of Design Automation and Test in Europe (DATE).
Gajski, D. D.and Ramachandran, L. (1994). Introduction to high-level synthesis. In IEEE Design and Test of Computers.
Knudsen, P. and Madsen, J. (1996). Pace: A dynamic programming algorithm for hardware/software partitioning. In Proc. of IEEE International Workshop on Hardware-Software Codesign.
Kurdai, E and Parker, A. (1987). Real: A program for register allocation. In Proc. of the IEEE-ACM Design Automation Conference.
Magma-Design-Automation (2004). Enabling Low Power Design Within an RTL-to-GDSII Implementation Flow. White Paper.
Mehra, R. and Rabacy, J. (1994). Behavioral level power estimation and exploration. In Proc. of IWLPD.
Monteiro, J., Devadas, S., Ashar, P., and Mauskar, A. (1996). Scheduling technique to enable power management. In Proc. of the 33rd Design Automation Conference, Las Vegas,NV.
Monteiro, J., Devadas, S., and Li, B. (1994). A methodology for efficient estimation of switching activity in sequential circuits. In Proc. of the 31st Design Automation Conference, San Diego, CA.
Rettberg, A. and Rammig, E J. (2006). A new design partitioning approach for low power high-level synthesis. In Third IEEE International Workshop on Electronic Desing, Test and Applications (DELTA 2006), Kuala Lumpur, Malaysia.
Rettberg, A., Zanella, M. C., Lehmann, T., Dierkes, U., and Rustemeier, C. (2003). Control Development for Mechatronic Systems with a Fully Reconfigurable Pipeline Architecture. In Proc. of the 16th Symposium on Integrated Circuits and System Design (SBCCI), Sao Paulo, Brazil.
Tseng, C. and Siewiorek, D. (1986). Automated synthesis of data paths in digital systems. In IEEE Transactions on CAD, pp 5(3): 379–395.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 International Federation for Information Processing
About this paper
Cite this paper
Rettberg, A., Rammig, F. (2006). Integration of Energy Reduction into High-Level Synthesis by Partitioning. In: Kleinjohann, B., Kleinjohann, L., Machado, R.J., Pereira, C.E., Thiagarajan, P.S. (eds) From Model-Driven Design to Resource Management for Distributed Embedded Systems. DIPES 2006. IFIP International Federation for Information Processing, vol 225. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-39362-9_24
Download citation
DOI: https://doi.org/10.1007/978-0-387-39362-9_24
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-39361-2
Online ISBN: 978-0-387-39362-9
eBook Packages: Computer ScienceComputer Science (R0)