Summary
This chapter took a look at a system-level verification system. We adapted the components from the block-level test.
The first test that was talked, just re-used the test_component from the block-level test on all four UART interfaces.
The next test brought in the concept of irritators, background traffic for a main test focus.
The system-level test quad_uart_vectors was used to show how the template library can be harnessed to make small, efficient standard-form code.
In general, this chapter showed that many of the block-level components could be adapted without modification to the code. We did, however, need to modify the uart_16550_sfm to handle a specific address range.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
And will you succeed? Yes indeed, yes indeed! Ninety-eight and three-quarters percent guaranteed! Dr. Seuss
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2006). Chip Level Testing. In: Hardware Verification with C++. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-36254-0_15
Download citation
DOI: https://doi.org/10.1007/978-0-387-36254-0_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-25543-9
Online ISBN: 978-0-387-36254-0
eBook Packages: EngineeringEngineering (R0)