Abstract
Minimizing the number of iterations when satisfying performance constraints in IC design is of fundamental importance to limit the design iterations. We present a method to determine the feasibility of delay constraint imposed on circuit path. From a layout oriented study of the path delay distribution, we show how to obtain the upper and lower bounds of the delay of combinatorial paths. Then we characterise these bounds and present a method to determine,, the average weighted loading factor allowing to satisfy the delay constraint. Example of application is given on different ISCAS circuits.
Key words
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35597-9_40
Download to read the full chapter text
Chapter PDF
Similar content being viewed by others
References
S.S. Sapatnekar, W.Chuang, “Power vs Delay in Gate Sizing: Conflicting Objectives”, Proceeding of the IEEE/ACM ICCAD, pp. 463–466, 1995.
H.C. Chen, D.H.C. Du and L.R. Liu, “Critical Path Selection for Performance Optimization”, IEEE trans. On CAD of Integrated Circuits and Systems, vol. 12, n°2, pp. 185–195, February 1995
N. Azemard, M. Aline, D. Auvergne, “Local Gate Resizing for Critical Path Optimization” DCIS’99, Palma de Majorqua, Espagne, 16–19 November 1999.
E. Macii, M. Pedram, F. Somenzi, “ High Level Power Modeling, Estimation and Optimization”, IEEE trans. on CAD of Integrated Circuits and Systems, vol.17, n°11 pp. 1061–1079, Nov. 1998.
P. Rezvani, A.H. Ajami, M. Pedram, H. Savoj, “Fanout Optimization using a gain-based Delay model”, In IWLS, Granlibakken, USA, 1999.
P.M.Vaidya, “A new algorithm for minimizing Convex Functions Over Convex sets”, proceedings of IEEE Foundations of Computer Science, pp. 332–337, Oct 1989
M. Berkelaar, P. Buurman, J. Jess, “Computing the Entire Active Area/Power Consumption versus Delay Tradeoff Curve for Gate Sizing with a Piecewise Linear Simulator”, IEEE trans. on CAD of Integrated Circuits and Systems, vol.15, n°11 pp. 1424–1434, Nov. 1996.
I.E. Sutherland, R.F. Sproull, “Designing for Speed on the Back of an Envelops”, Advanced Research in VLSI, Univ. Of Calif., Santa Cruz, 1991.
S.S. Sapatnekar, V.B. Rao, P.M. Vaidya, S.M. Kang, “An exact solution to the transistor sizing problem for CMOS circuits using convex functions”, IEEE trans. CAD, pp. 16211634, Nov. 1993.
R. Murgai, “On the Global Fanout Optimization Problem”, In IWLS, Granlibakken, USA, 1999.
C.L. Berman, J.L. Carter, K.F. Day, “The Fanout Problem: From Theory to Practice”, In C.L. Seitz editor, Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conferences, pp. 69–99, MIT Press, March 1989.
D. Singh, J.M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, T.J. Mozdzen, “Power Conscious CAD tools and Methodologies: a Perspective”, Proc. IEEE, vol.83, n°4, pp. 570–593, April 1995.
S.Turgis, D. Auvergne, “A Novel Macromodel for power estimation in CMOS structures”, IEEE trans. On CAD of Integrated Circuits and Systems, vol. 17, n°11, pp. 1090–1098, November 1998.
S.Cremoux, N.Azémard, D.Auvergne, “Path Selection based on Incremental Technique”, Mixed Design of Integrated Circuits and Systems, Kluwer Academic Publishers, 1998.
W. Moraes, M. Robert, D. Auvergne, “A virtual CMOS library approach for fast layout synthesis”, VLSI’99, Lisboa, Portugal, pp. 415–426, December 1999.
J.M. Daga, D.Auvergne “A comprehensive delay macromodeling for submicron CMOS logics ” IEEE J. of Solid State Circuits, vol. 34, n°1, pp. 42–55, January 1999.
I. Sutherland, B. Sproull, D. Harris, “Logical Effort: Designing Fast CMOS Circuits”, Morgan Kaufmann Publishers, INC., San Francisco, California, 1999.
P. Maurine, M. Rezzoug, D. Auvergne “ Output transition time modeling of CMOS structures” pp. V-363-V-366, ISCAS 01, Sydney, Australia
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
Azemard, N., Aline, M., Maurine, P., Auvergne, D. (2002). Feasible delay bound definition. In: Robert, M., Rouzeyre, B., Piguet, C., Flottes, ML. (eds) SOC Design Methodologies. IFIP — The International Federation for Information Processing, vol 90. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35597-9_28
Download citation
DOI: https://doi.org/10.1007/978-0-387-35597-9_28
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6530-4
Online ISBN: 978-0-387-35597-9
eBook Packages: Springer Book Archive