Abstract
Low power design based on minimal size gate implementation induces great speed penalty. We present a new gate sizing method for improving the speed performance of static logic paths designed in submicron cmos technologies without increasing the power dissipation obtained with a minimal surface implantation. This methodology is based on the definition of local gate sizing criterion. It has been deduced from analytical models of the output transition time and of the short circuit power dissipation which are briefly introduced. Validations are given, on a 0.18 μm process using Hspice simulations(Bsim3v3 leve169).
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35597-9_40
Chapter PDF
Similar content being viewed by others
References
H.J.M. Veendrick “Short circuit power dissipation of static CMOS circuitry and its impact on the design of buffer circuits” IEEE J. Solid State Circuits, vol. SC-19, pp. 468–473, Aug. 1984.
A. Hirata, H. Onodera, K. Tamaru “Estimation of Short-Circuit Power Dissipation for Static CMOS Gates” IEICE Trans. Fundamentals, vol. E79-A, N°3 March 1996
S. Turgis, D. Auvergne “A novel macromodel for power estimation for CMOS structures” IEEE Trans. On CAD of integrated circuits and systems vol.17, n°11, nov.98.
T. Sakurai, R. Newton “Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas” IEEE J. of Solid State Circuits, Vol. 25, N°2, April 1990
L. Bisdounis, S. Nikolaidis, O. Koufopavlou “Propagation Delay and Short Circuit Power Dissipation Modeling of the CMOS Inverter” IEEE Trans. On Circuits And Systems-I: Fund. Theory And Applications, Vol.45, N°3, March 1998
M. R.C. Berkelaar, P. H. W. Buurman, J. J.ss “Computing The Entire Area/Power Comsumption Versus Delay Tradeoff Curve For Gate Sizing With A Piecewise Linear Simulator” IEEE Trans. On CAD Of I.C. And Sys., Vol. 15, N° 11, Nov. 1996.
S. Sapatnekar, V. B. Rao, P. Vaidya, S. M. Kang “An Exact Solution To The Transistor Sizing Problem For CMOS Circuits Using Convex Optimization” IEEE Trans. On CAD Of Integrated Circuits And Systems, Vol. 12, N° 11, Nov. 1993.
M. Borah, R. Owens, M. Irwin “Transistor Sizing Power Consumption Of CMOS Circuits Under Delay Constraint” Int. Symp. On Low Power Design 95, P. 167
A. Chandrakasan, S. Sheng, R. Brodersen “Low-Power CMOS Digital Design” IEEE J. Of Solid State Circuits, Vol. 27, N° 4, April 1992
K. Usami M. Horowitz “Clustered voltage Scaling Technique for Low-Power Design”, in proc. of Int. Symp. on Low Power Design 95, pp 3–8
P. Maurine, M. Rezzoug, D. Auvergne “Output transition time modeling of CMOS structures” To be published in Mai 2001 in the proc. of the IEEE Int. Symp. on Circuits And Systems, Sydney, Australia
P. Maurine, M. Rezzoug, D. Auvergne “Internal power dissipation modeling and minimization for submicronic CMOS design” PATMOS’2000: Gottingen, Germany. Sept 13–15, 2000, pp. 531–536
J. Daga, D. Auvergne “ A Comprehensive Delay Macro-Model of Submicron CMOS Logic” IEEE J. of Solid States Circuits, vol 34, n°1, pp. 42–55, January 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
Maurine, P., Azemard, N., Auvergne, D. (2002). Gate sizing for low power design. In: Robert, M., Rouzeyre, B., Piguet, C., Flottes, ML. (eds) SOC Design Methodologies. IFIP — The International Federation for Information Processing, vol 90. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35597-9_26
Download citation
DOI: https://doi.org/10.1007/978-0-387-35597-9_26
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6530-4
Online ISBN: 978-0-387-35597-9
eBook Packages: Springer Book Archive