Abstract
HDL model validation can involve billions of cycles of simulations. To improve validation efficiency we propose a stopping rule to determine when a validation phase using a specific type of patterns has reached a point of diminishing return.
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35498-9_57
Chapter PDF
Similar content being viewed by others
References
S. Dalal, C. Mallows, “When should one stop testing software”, J. Am. Stat. Assn., v 83, 1988.
D. Hamlet, J. Voas, “Faults on its sleeve: amplifying software reliability testing”, Int’l Sym. Software Testing and Analysis, 1993, 89–98.
W. Howden, “Systems testing and statistical test data coverage”, COMP-SAC 97, 1997, 500–505.
J. Musa, et. al., Software reliability: measurement, prediction, application, McGraw-Hill, 1987.
B. Littlewood, D. Wright, “Some conservative stopping rules for the operational testing of safety-critical software”, IEEE-TSE, v 23, n 11, 1997.
J. Poore, et. al., “Statistical testing based on a software usage model”, Software Practice and Experience, 1995.
P. Randolph, M. Sahinoglu, “A stopping rule for a compound poisson random variable”, Applied Stochastic Models amp; Data Ana., v 11, 1995.
M. Sahinoglu, U. Can, “Alternative parameter estimation methods for the compound poisson software reliability model with clustered failure data”, Software Testing Ver. and Rel., v 7, n 1, 1997.
A. van Schouwen, et. al.,“Evaluation of safety-critical software”, Comm. of the ACM, v 33, n 6, 1990.
P. Thevenod-Fosse, H. Weselynck, “An investigation of statistical software testing”, J. Software Testing Ver., and Rel., v 1, n 2, 1991.
J. Whittaker, M. Thomason, “A markov chain model for statistical software testing”, IEEE Trans. Software Eng., v 20, n 10, 1994
M. Yang, “Comparisons of stopping rules and reliability estimation in software testing”, SERC-TR-58-F, Purdue Univ., 1992.
P. Bose, “Architectural timing verification and test for super scalar processors”, 24th Int. Symp. on Fault-Tolerant Computing, 1994, 256–265.
J. Gateley, “Verifying a million gate processor”, Integrated System Design 1997, 19–24.
A. von Mayrhauser, et. al.,“Fast antirandom (FAR) test generation”, 3rd IEEE High-Assurance Systems Eng. Sym., 1998, 13–14.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
Chen, T., Munn, I., von Mayrhauser, A., Hajjar, A. (2000). Efficient Verification of Behavioral Models Using the Sequential Sampling Technique. In: Silveira, L.M., Devadas, S., Reis, R. (eds) VLSI: Systems on a Chip. IFIP — The International Federation for Information Processing, vol 34. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35498-9_35
Download citation
DOI: https://doi.org/10.1007/978-0-387-35498-9_35
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-1014-4
Online ISBN: 978-0-387-35498-9
eBook Packages: Springer Book Archive