Abstract
Power dissipation has recently emerged as one of the most critical design constraints. A wide range of techniques has already been proposed for the optimization of logic circuits for low power. Power management methods are among the most effective techniques for power reduction. These methods detect periods of time during which parts of the circuit are not doing useful work and shut them down by either turning off the power supply or the clock signal.
In this work, we describe the integration of dynamic power management tools in a design flow. The designer can thus easily apply these techniques to the design, evaluate the optimization achieved and decide if the changes are worthwhile to include in the final design.
We have used this design flow with a real project. An HDLC controller has been designed and these power management techniques have been applied.
The original version of this chapter was revised: The copyright line was incorrect. This has been corrected. The Erratum to this chapter is available at DOI: 10.1007/978-0-387-35498-9_57
Chapter PDF
References
Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., and Papaefthymiou, M. (1994). PrecomputationBased Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, 2 (4): 426–436.
Benini, L., Siegel, P., and Micheli, G. D. (1996a). Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines. IEEE Transactions on Computer-Aided Design, 15 (6): 630–643.
Benini, L., Vuillod, P., Coelho, C., and Micheli, G. D. (1996b). Synthesis of Low-Power Partially-Clocked Systems from High-Level Specifications. In 9th International Symposium on System Synthesis.
Chandrakasan, A., Sheng, T., and Brodersen, R. (1992). Low-Power CMOS Digital Design. IEEE Journal of Solid-State Circuits, 27 (4): 473–484.
Chow, S.-H., Ho, Y.-C., and Hwang, T. (1996). Low Power Realization of Finite State Machines — A Decomposition Approach. ACM Transactions on Design Automation of Electronic Systems, 1 (3): 315–340.
Devadas, S. and Malik, S. (1995). A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. In Proceedings of the 32T° d Design Automation Conference, pages 242–247.
ITU (1993). Digital Subscriber Signalling, System No. 1. ITU-T Recommendation Q.921.
Monteiro, J. and Oliveira, A. (1998). Finite State Machine Decomposition for Low Power. In Proceedings of the 35 th Design Automation Conference, pages 758–763.
Sentovich, E., Singh, K., Moon, C., Savoj, H., Brayton, R., and Sangiovanni-Vincentelli, A. (1992). Sequential Circuit Design Using Synthesis and Optimization. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, pages 328–333.
Siemens (1991). 10M-2 Interface Reference Guide.
Tiwari, V., Ashar, P., and Malik, S. (1995). Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 221–226.
van Genderen, A. (1989). SLS: An Efficient Switch-Level Timing Simulator Using Min-Max Voltage Waveforms. In Proceedings of the VLSI’89 Conference, pages 79–88.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 IFIP International Federation for Information Processing
About this chapter
Cite this chapter
Mota, A., Ferreira, N., Oliveira, A., Monteiro, J. (2000). Integrating Dynamic Power Management in the Design Flow. In: Silveira, L.M., Devadas, S., Reis, R. (eds) VLSI: Systems on a Chip. IFIP — The International Federation for Information Processing, vol 34. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35498-9_21
Download citation
DOI: https://doi.org/10.1007/978-0-387-35498-9_21
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-1014-4
Online ISBN: 978-0-387-35498-9
eBook Packages: Springer Book Archive