Abstract
In this contribution, design process and implementation of a single-chip timing and carrier synchronizer and channel decoder for digital video broadcasting over satellite (DVB-S) is described. The device consists of an A-to-D-converter with AGC, timing and carrier synchronizer including matched filter, Viterbi decoder including node synchronization, byte and frame synchronizer, convolutional de-interleaver, Reed Solomon decoder, and a descrambler. The system was designed in accordance with the DVB specifications. It is able to perform Viterbi decoding at data rates up to 56 Mbit/s and to sample the analog input values with up to 88 MHz. The chip allows automatic acquisition of the convolutional code rate and the position of the puncturing mask. The synchronization to the variable sample rates is performed fully digital by means of interpolation and controlled decimation. Hence, no external analog clock recovery circuit is needed. For algorithm design, system performance evaluation, and co-verification of the building blocks an advanced design methodology was used. This guarantees both short design time and high reliability. The chip has been fabricated in a 0.5 Am CMOS technology with three metal layers. A die photograph is presented.
Chapter PDF
References
Dawid, H. & Meyr, II. (1996), ‘The Differential CORDIC Algorithm: Constant Scale Factor Redundant Implementation without correcting Iterations’, IEEE Transactions on Computers 45 (3).
European Telecommunications Institute (1994), Digital Broadcasting System for Television, Sound and Data Services; Framing Structure, Channel Coding and Modulation for 11/12 GHz Satellite Services, Draft DE/JTC-DVB-6, ETSI Secretariat, 06921 Sophia Antipolis — France.
Forney, G. D. (1971), ‘Burst-correcting codes for the classic bursty channel’, IEEE Transactions Communications COM-19, 772–781.
Gardner, F. (1986), ‘A BPSK/QPSK Timing—Error Detector for Sampled Receivers’, IEEE Transactions on Communications COM-34(5), 423–429.
Lambrette, U., Langhammer, K. & Meyr, H. (1996), Variable Sample Rate Digital Feedback NDA Timing Synchronization, in ‘Proceedings of the IEEE Global Telecommunications Conference GLOBECOM’.
Lambrette, U., Langhammer, K. & Meyr, H. (1997), ‘An aliasing—free Receiver with Variable Sample Rate Digital Feedback NDA Timing Synchronization’, J. Wireless Personal Communciations.
Lambrette, U., Schmandt, B., Post, G. amp; Meyr, H. (1995), COSSAP — MAT-LAB Cosimulation, in Proc. Int. Conf. on Signal Processing Application and Technology’.
Meyr, H., Moeneclaey, M. & Fechtel, S. (1997), Digital Communication Receivers, John Wiley & Sons. in preparation.
Noll, T. G. (1987), Semi—Systolic Maximum Rate Transversal Filters with Programmable Coefficients, in W. M. et.al, ed., ‘Systolic Arrays’, Adam Hilger, Bristol, pp. 103–112.
Oerder, M. & Meyr, H. (1987), ‘Derivation of Gardner’s timing error detector from the maximum likelihood principle’, IEEE Transactions on Communications COM-35, 684–685.
Ramsey, J. L. (1970), ‘Realization of Optimum Interleavers’, IEEE Transactions on Information Theory IT-16(8), 338–345.
Synopsys (1996), COSSAP Overview and Documentation Roadmap,Synopsys, Inc., 700 E. Middlefield Rd. Mountain View, CA 94043, USA.
The MathWorks (1994), MATLAB Reference Guide,Cochituate Place, 24 Prime Park Way, Natick, Mass. 01760. Documentation of MATLAB 4.2.
Vaupel, M. & Meyr, H. (1994), High speed FIR-filter architectures with scalable sample rates, in ‘Proceedings of the IEEE International Symposium on Circuits and Systems’, IEEE, London, pp. 4. 127–4. 130.
Voider, J. E. (1959), ‘The CORDIC trigonometric computing technique’, IRE Trans. Electronic Computing EC-8(3), 330–34.
Zepter, P. (1993a), Kopplung eines VHDL Simulators an einen Simulator fûr Signalverarbeitungsalgorithmen, in D. Seitzer, ed., ‘GME Fachberichte 11 Mikroelektronik’, VDE Verlag, pp. 127–132. in german.
Zepter, P. (1993b), Simulator Coupling: COSSAP - Synopsys VSS, Internal Memo 715/16, ISS, RWTH Aachen.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Vaupel, M. et al. (1997). An All-Digital Single-Chip Symbol Synchronizer and Channel Decoder for DVB. In: Reis, R., Claesen, L. (eds) VLSI: Integrated Systems on Silicon. IFIP — The International Federation for Information Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35311-1_7
Download citation
DOI: https://doi.org/10.1007/978-0-387-35311-1_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6949-4
Online ISBN: 978-0-387-35311-1
eBook Packages: Springer Book Archive