Abstract
This paper presents the design and implementation of a time driven adder generator architecture. There exists a large variety of adders designed to satisfy different computation requirements, in particular we list the Carry Look Ahead (CLA) adder, the skip adder, the ripple adder, the carry select adder (CSA), etc. These different architectures will offer different delays and it is up to the user to chose among them. The design we present here allows the parametrization of the architecture to fit ones design constraints. From the word length and the wanted delay the generator outputs a suitable architecture.
Chapter PDF
Similar content being viewed by others
References
Aberbour, M., Gounoud, S., Houelle, A., Mehrez, H., Vaucher, N, (1995) A Fully Parametrized IEEE Floating Point Operators Library For Use In Digital Signal Processing. Proc. ICSPAT 95,Boston MA USA.
Bedrij, O. J., (1962) Carry Select Adders, IRE Transactions, EC-11 No. 3, pp 340–346.
Brent, R., Kung, H. T., (1982) A regular Layout for Parallel Adders. IEEE Transactions on Computers, vol C-31.
Brent, R., (1970) On the Addition of Binary Numbers, IEEE Transactions on Computers, vol C19, pp 758–759.
Cavanagh, J.J.F., (1984) Digital Computer Arithmetic, Design and Implementation, McGraw-Hill, computer science series.
Houelle, A., Mehrez, H., Vaucher, N., (1993) Méhodologie de conception de générateurs portables de macro-blocs fonctionnels optimisés en surface et en performance, MASI report.
Houelle, A., Mehrez, H., Vaucher, N. (1994) On portable Macro-cell generators using the fully 754-IEEE standard, proc. ICSPAT 94, Dallas Texas USA, Oct. 18–21, V2 pp 1749–1754.
Hwang, K., (1979) Computer Arithmetic Principles, Architecture and Design, Wiley, New York.
Johansen, D., (1979) Bristle blocks: a silicon compiler, proc 16th ACM IEEE DAC, San Diego.
Muller, J-M., (1989) Arithmetique des ordinateurs, operations et fonctions elementaires, Masson.
Sklansky, J., (1990) Conditional Sum Addition Logic, Computer Arithmetic, vol. 1, pp 57–62.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Aberbour, M., Houelle, A., Mehrez, H., Vaucher, N., Guyot, A. (1997). A Time Driven Adder Generator Architecture. In: Reis, R., Claesen, L. (eds) VLSI: Integrated Systems on Silicon. IFIP — The International Federation for Information Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35311-1_37
Download citation
DOI: https://doi.org/10.1007/978-0-387-35311-1_37
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6949-4
Online ISBN: 978-0-387-35311-1
eBook Packages: Springer Book Archive