Abstract
The Reduced Operation Protocol Engine (ROPE) presented here offloads critical functions of a multiple-layer protocol stack, based on the “bypass concept” of a fast path for data transfer. The motivation for identifying this separate processing path is that it involves only a small subset of the complete protocol, which can then be implemented in hardware. Multiple-layer bypass also eliminates some inter-layer operations such as queue and buffer management, context switching and movement of data across layers, all of which are a significant overhead. ROPE is intended to support high-speed bulk data transfer. The paper describes the design of a ROPE chip for the OSI Session and Transport layer protocols, using VHDL. The design is practical in terms of chip complexity and area, using current gate array technology, and simulation shows that it can support a data rate approaching 1 gigabit per second, in a connection attached to an end-system.
This research was done while Dr. Thia was at Carleton University
Chapter PDF
References
Balraj T.S. and Yemini Y., “Putting the Transport Layer on VLSI–the PROMPT protocol chip”. IFIP, Stockholm, May 13–15, 1992.
Beach B., “UltraNet: An Architecture for Gigabit Networking,” in Proc. 15th Conference on Local Computer Networks, Minnesota Oct, 1990.
Chesson G., “XTP/PE Design Considerations,” in Proc. IFIP Workshop Protocols for High-Speed Networks, Zurich, May 9–11, pp. 27–33, 1989.
Clark D. and Tennenhouse D., “Architectural Considerations for a New Generation of Protocols,” in ACM SIGCOMM 1990.
Clark D., Jacobson V., Romkey J., and Salwen H., “An analysis of TCP processing overhead,” in IEEE Commum. Mag., vol. 27, pp. 23–29, June 1989.
Coelho D.R., “The VHDL Handbook,” Kluwer Academic Publishers, 1989.
Cooper E.C, Steenkiste P.A., Sansom R.D. and Zill B.D., “Protocol Implementation on the Nectar Communication Processor,” in ACM SIGCOMM’90, 1990.
Dalton C., Watson G., Banks D., Calamvokis C., Edwards A. and Lumley J., “Afterburner,” in IEEE Network July 1993.
Davie B.S., “Architecture and Implementation of a High-Speed host Interface,” in IEEE Journal on selected areas in communications, Vol. 11, No. 2, February 1993.
Doeringer W.A., Dykeman D., Kaiserwerth M., Meister B., Rudin H., and Williamson R., “A survey of Light-Weight Transport protocols for High Speed Networks,” in IEEE Trans. on Comm., vol. 38, No. 11, pp 2025–2039, Nov. 1990.
Druschel P., Peterson L.L., “Fbufs: A High-Bandwidth Cross-Domain Transfer Facility”, in the Proceedings of the 14th ACM Symposium on Operating Systems Principles, Dec 1993.
Fletcher J.G., “An Arithmetic Checksum for Serial Transmissions” in IEEE Transactions on Communications, Vol. Com-30, No. 1, Jan 1982.
Gall D.L., “MPEG,” in Communications of the ACM, Apr. 1991.
Giarrizzo D., Kaiserswerth M., Wicki T. and Williamson R., “High-Speed Parallel Protocol Implementation,” in Proc. IFIP Workshop Protocols for High-Speed Networks, Zurich, May 9–11, 1989.
Haas Z., “A Communication Architecture for High-Speed Networking,” in IEEE INFOCOM, pp. 433–441, June 1990.
Heatley S., Stokesberry D., “Analysis of Transport Measurements Over a Local Area Network,” IEEE Communications Magazine, Jun 1989.
Hennessy J.L and D.A. Patterson, “Computer Architecture: A quantitative approach,” Palo Alto, California, Morgan Kaufmann Publishers 1991.
Information processing systems — OSI Basic connection oriented session protocol specification, standard ISO-8327, 1987.
Information processing systems — OSI Basic connection oriented session service definition, standard ISO-8326, 1987.
Jacobson V., “4BSD TCP Header Prediction,” in ACM SIGCOMM, Comp. Commun. Review, vol. 20, no. 2, pp. 13–16, Apr. 1990.
Jain N., Schwartz M. and Bashkow T.R., “Transport Protocol Processing at Gbps rates,” ACM SIGCOMM ‘80 Symp, Philadelphia, pp. 188–199, Sep. 24–27, 1990.
Kanakia H. and Cheriton D., “The VMP network adapter board (NAB): High-performance network communication for multiprocessors,” ACM SIGCOMM ‘88 Symp., Stanford, CA, pp. 175–187, Aug. 16–19, 1988.
Kent C.A., Mogul J.C., “Fragmentation Considered Harmful,” ACM SIGCOMM ‘87 Workshop Comp Commun Review, vol. 17, no. 5, Special Issue, Aug 1987.
Khrishnakumar A.S., Sabnani K., “VLSI Implementations of Communication Protocols — A Survey,” IEEE Journal on Selected Areas in Communications, vol. 7, no. 7, pp. 1082–1090, Sep 1989.
Lyles J.B., Swinehart D.C., “The Emerging Gigabit Environment and the Role of Local ATM,” in IEEE Communications Magazine, Apr 1992.
Partridge C., “Gigabit Networking,” in Addison Wesley Professional Computing Series, 1993.
Perry D.L., “VHDL,” McGraw-Hill Inc., 1991.
Ramakrishnan K.K., “Performance Considerations in Desigining Network Interfaces”. IEEE Journal on Selected Areas in Communications, Vol. 11, No. 2, Feb 1993.
Sklower K., “Improving the Efficiency of the OSI Checksum Calculation,” in ACM SIGCOMM Computer Communications Review, Vol. 19, No. 5, pp. 32–43, Oct. 1989.
Sterbenz J.P.G. and Parulkar G.M., “AXON: A High Speed Communications Architecture for Distributed Applications,” in IEEE INFOCOM, Jun 1990.
SYNOPSYS Design AnalyzerTM Reference Manual, Version 2.0, May 1991.
TGB 1000 Series 0.8um BiCMOS Gate Arrays Macro Library Summary, Application Specific Integrated Circuits, Texas Instruments, Dec. 1991.
Thia Y.H., Woodside C.M., “High-Speed Protocol Bypass Algorithm with Window Flow Control”, in Proc. of the 3rd IFIP International Workshop on Protocols for High-Speed Networks, Stockholm, May 13–15, 1992.
Varghese G. and Lauck T., “Hashed and Hierarchical Timing Wheels: Data structures for the efficient implementation of a Timer facility,” in Proc. of the 11th ACM Symp. on Operating System Principles, Nov. 1987.
Watson R.W. and Mamrak S.M., “Gaining efficiency insmith transport services by appropriate design and implementation choices,” in ACM trans. on Computer Systems, vol. 5, no. 2, pp. 97–120, May 1987.
Woodside C.M. and Montealegre J.R., “The effect of buffering strategies on protocol execution performance,” in IEEE Trans. Commun., vol. COM-37, pp. 545–554, June 1989.
Woodside C.M., Ravindran K. and Franks R.G., “The protocol bypass Concept for High Speed OSI Data transfer,” in Proc. IFIP Workshop on Protocols for High-Speed Networks, Zurich, May 9–11, 1990.
Zitterbart M., “High-Speed Protocol Implementations based on Multiprocessor-Architecture,” in Proc. IFIP Workshop Protocols for High-Speed Networks, Zurich, May 9–11, 1989.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Thia, Y.H., Woodside, C.M. (1995). A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture. In: Neufield, G., Ito, M. (eds) Protocols for High Speed Networks IV. PfHSN 1995. IFIP Advances in Information and Communication Technology. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-34885-8_14
Download citation
DOI: https://doi.org/10.1007/978-0-387-34885-8_14
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4757-6314-0
Online ISBN: 978-0-387-34885-8
eBook Packages: Springer Book Archive