Abstract
Intelligent computing systems comprising microprocessor cores, memory and reconfigurable user-programmable logic represent a promising technology which is well-suited for applications such as digital signal and image processing, cryptography and encryption, etc. These applications employ frequently recursive algorithms which are particularly appropriate when the underlying problem is defined in recursive terms and it is difficult to reformulate it as an iterative procedure. It is known, however, that hardware description languages (such as VHDL) as well as system-level specification languages (such as Handel-C) that are usually employed for specifying the required functionality of reconfigurable systems do not provide a direct support for recursion. In this paper a method allowing recursive algorithms to be easily described in Handel-C and implemented in an FPGA (field-programmable gate array) is proposed. The recursive search algorithm for the knapsack problem is considered as an example.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
B. Schott, S. Crago, C. Chen, J. Czarnaski, M. French, I. Horn, T. Tho, and T. Valenti, Reconfigurable Architectures for System Level Applications of Adaptive Computing, [Online], Available: http://slaac.east.isi.edu/papers/sehott_vlsi_99.pdf.
I. Skliarova and A.B Ferrari, Reconfigurable Hardware SAT Solvers: A Survey of Systems, IEEE Trans. on Computers, vol. 53, issue 11 (2004) 1449–1461.
V. Sklyarov and I. Skliarova, Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices, Proc. of Int. Conf. on Engineering of Reconfigurable Systems and Algorithms — ERSA (2003) 127–133.
P. Zhong, Using Configurable Computing to Accelerate Boolean Satisfiability, Ph.D. dissertation, Department of Electrical Engineering, Princeton University (1999).
O. Mencer and M. Platzner, Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment, Proc. of the 32nd Hawaii Int. Conf. on System Sciences (1999).
Handel-C, [Online], Available: http://www.celoxica.com/.
SystemC, [Online], Available: http://www.systemc.org/.
E.M. Ortigosa, P.M. Ortigosa, A. Cañas, E. Ros, R. AgÃs, and J. Ortega, FPGA Implementation of Multi-layer Perceptrons for Speech Recognition, Proc. of the 13th Int. Conf. on Field-Programmable Logic and Applications — FPL (2003) 1048–1052.
D.L. Kreher and D.R. Stinson, Combinatorial Algorithms. Generation, Enumeration, and Search, CRC Press (1999).
DK2, Handel-C Language Reference Manual, Celoxica Ltd (2003).
M. Wirth, Algorithms and Data Structures, Prentice-Hall, Inc. (1986).
A. Ejioui and N. Ranganathan, Routing on Field-Programmable Switch Matrices, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 11, n. 2 (2003) 283–287.
M. Zhao, R.V. Panda, S.S. Sapatnekar, and D. Blaauw, Hierarchical Analysis of Power Distribution Networks, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, n. 2 (2002) 159–168.
V. Sklyarov, FPGA-based Implementation of Recursive Algorithms, Microprocessors and Microsystems, n. 28 (2004) 197–211.
Spartan-IIE FPGA Family, [Online], Available: http://www.xilmx.com.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 International Federation for Information Processing
About this paper
Cite this paper
Skliarova, I. (2006). Intelligent Systems Engineering with Reconfigurable Computing. In: Debenham, J. (eds) Professional Practice in Artificial Intelligence. IFIP WCC TC12 2006. IFIP International Federation for Information Processing, vol 218. Springer, Boston, MA . https://doi.org/10.1007/978-0-387-34749-3_17
Download citation
DOI: https://doi.org/10.1007/978-0-387-34749-3_17
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-34655-7
Online ISBN: 978-0-387-34749-3
eBook Packages: Computer ScienceComputer Science (R0)