Abstract
A processor core SH-X based on SuperH™ architecture is described. It is implemented in a 130-nm CMOS process running at 400 MHz achieving 720 MIPS and 2.8 GFLOPS at a power of 250 mW under worst-case conditions. It has a dual-issue seven-stage pipeline architecture, but reaches 1.8 MIPS/MHz, which is equivalent to the previous five-stage processor. The processor meets the requirements of a wide range of applications, and is suitable for digital appliances aimed at the consumer market, such as cellular phones, digital still/video cameras, and car navigation systems. In this chapter a system-on-a-chip (SOC) implementation called SH-Mobile3 that uses SH-X core and low-power circuit technology’s also described. The SOC applies power-switch circuit and low-leakage SRAM and achieves less than 100µA in a stand-by mode.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Yamada, T. et al. “A 133MHz 170mW 10µA standby application processor for 3G cellular phones”, ISSCC Dig. Tech. Papers, 2002, 474, 370–371.
Yamada, T. et al. “A low-power embedded RISC microprocessor with an integrated DSP for mobile applications”, IEICE Trans., E85-C(2), 253–262.
Tsunoda, T. et al. “Application processor for 3G cellular phones”, COOL Chips V Proc., April 2002, I, 102–111.
Kutaragi, K. et al. “A microprocessor with a 128b CPU, 10 floating-point MACs, 4 floating-point dividers, and an MPEG2 decoder”, ISSCC Dig. Tech. Papers, February 1999, 256–257.
Rogenmoser, R. et al. “Adual-issue floating-point coprocessor with SIMD architecture and fast 3D functions”, ISSCC Dig. Tech. Papers, February 2002, 414–415.
Arakawa, F. et al. “SH4 RISC multimedia microprocessor” HOT Chips IX Symp. Rec., August 1997, 165–176.
Nishii, O. et al. “A200MHz 1.2W 1.4GFLOPS microprocessor with graphic operation unit”, ISSCC Dig. Tech. Papers, February 1998, 447, 288–289.
Arakawa, F. et al. “SH4 RISC multimedia microprocessor” IEEE Micro, 1998, 18(2), 26–34.
Yoshioka, S.; Hattori, T. “SH-X 4500MIPS/W 2 2-way superscalar CPU core and its SoC products”, Microprocessor Forum 2003 Conf. Program, Session 4: Low-Power Processors, San Jose, USA, October 2003.
Arakawa, F. et al. “An embedded processor core for consumer appliances with 2.8GFLOPS and 36M polygons/s FPU”, ISSCC Dig. Tech. Papers, February 2004, 531, 334–335.
Arakawa, F. et al. “An embedded processor core for consumer appliances with 2.8 GFLOPS and 36M polygons/s FPU”, IEICE Trans. Fund., 2004, E87A(12), 3068–3074.
Kamei, T. et al. “A resume-standby application processor for 3G cellular phones”, ISSCC Dig. Tech. Papers, February 2004, 531, 336–337.
Yamaoka, M. et al. “A 300MHz 25µA/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor” ISSCC Dig. Tech. Papers, February 2004, 542, 494–495.
Arakawa, F. et al. “An exact leading non-zero detector for a floating-point unit”, IEICE Trans. Electron., 2005, E88C(4), 570–571.
Royannez, P. et al. “9nm low leakage SoC design techniques for wireless applications”, ISSCC Dig. Tech. Papers, February 2005, 138–139.
Kuroda, T. et al. “A 0.9V 150MHz 10mW 4 mm2 2-D discrete cosine transform core processor with variable-threshold scheme”, ISSCC Dig. Tech. Papers, February 1996, 166–167.
Soden, J.M. et al. “Identifying defects in deep-submicron CMOSICs”, IEEE Spectrum, September 1996, 66–71.
Chan, T.Y. et al. “The impact of gate-induced drain current on MOSFET scaling”, IEDM, December 1987, 718–721.
Kanno, Y.; Mizuno, H.; Oodaira, N.; Yasu, Y.; Yanagisawa, K. “µI/O architecture for 0.13-µm wide-voltage-range system-on-a-package (SoP) designs”, Symp. on VLSI Circuits, Digest of Technical Papers, 2002, 168.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Irie, N. (2006). Processor Core and Low-Power SOC Design for Embedded Systems. In: Oklobdzija, V.G., Krishnamurthy, R.K. (eds) High-Performance Energy-Efficient Microprocessor Design. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-34047-0_12
Download citation
DOI: https://doi.org/10.1007/978-0-387-34047-0_12
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-28594-8
Online ISBN: 978-0-387-34047-0
eBook Packages: EngineeringEngineering (R0)