Mapping and Execution Optimizations
- 436 Downloads
This chapter describes important aspects related to the mapping of computations to reconfigurable architectures. The inherently spatial nature of these architectures, their heterogeneity and the invariable limitations of its physical resources, makes this mapping an extremely challenging task. Compilers and tools must judiciously balance the use of different kinds of resources in space and time, engaging in algorithmic and mapping techniques similar to the ones used in the context of lowlevel hardware synthesis, albeit with mapping choices that can be leveraged at much higher levels of abstraction.
KeywordsMemory Access Clock Cycle Hardware Implementation Hardware Resource Task Graph
Unable to display preview. Download preview PDF.