Abstract
When mapping applications to reconfigurable computing platforms composed of general-purpose processors (GPP) and reconfigurable architectures, compilers must assume the dual role of compiling for a known instruction-set architecture (ISA) and synthesizing an application-specific architecture to be implemented with the hardware resources of the underlying reconfigurable architecture. The compiler is thus responsible for the definition of the specific organization of the computing engine implemented in the reconfigurable processing units (RPUs). As reconfigurable systems offer the possibility of multiple processing elements (PEs), compilers must deal with the many aspects of parallel computing and all its associated compilation techniques, namely, processor synchronization, data partitioning, and code generation. It is thus not surprising that compilation for reconfigurable systems is notoriously hard as compilers must weave, in a coherent and effective way, techniques from parallel computing with techniques from traditional hardware synthesis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Cardoso, J.M.P., Diniz, P.C. (2008). Compilation and Synthesis Flows. In: Compilation Techniques for Reconfigurable Architectures. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09671-1_3
Download citation
DOI: https://doi.org/10.1007/978-0-387-09671-1_3
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09670-4
Online ISBN: 978-0-387-09671-1
eBook Packages: Computer ScienceComputer Science (R0)