Abstract
As technology scaling approaches to the nanometer, leakage power has become a significant component of the total power consumption. In this paper, we develop a novel leakage-aware modulo scheduling algorithm to achieve leakage energy savings for DSP applications with loops on VLIW architecture. The proposed algorithm is designed to maximize the idleness of function units integrating with leakage management scheme [9], and reduce the number of transitions between active and sleep modes. We have implemented our technique into the Trimaran compiler [1] and conducted experiments using a set of benchmarks from DSPstone [11] and Mibench [7] on the VLIW simulator of Trimaran. The results show that our algorithm achieves significant leakage energy savings compared with the leakageaware scheduling algorithm [8].
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
The Trimaran Compiler Research Infrastructure. http://www.trimaran.org/.
B.R. Rau. Iterative modulo scheduling: an algorithm for software pipeling loops. In 27th Annual International Symposium on Microarchitecture, pages 63–74.
J. Butts and G. Sohi. A static power model for architects. In Proceedings of The 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 191–201, 2000.
D. Sylvester and H. Kaul. Power-driven challenges in nanometer design. IEEE Design and Test of Computers, 18:12–22, 2001.
H.S. Kim, N. Vijakrishnan, M. Kandemir, and M.J. Irwin. Adapting instruction level parallelism for optimizing leakage in vliw architectures. In ACM SIFPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, pages 275–283.
W. Liao, J. M.Basile, and L. He. Leakage power modeling and reduction with data retention. In 2002 IEEE/ACM International Conference on Computer-Aided Design, pages 714–719, 2002.
M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE International Workshop on Workload Characterization, pages 3–14, 2001.
R. Nagpal and Y.N. Srikant. Compiler-assisted leakage energy optimization for clustered vliw architectures. In 6th ACM/IEEE International Conference on Embedded Software, pages 233– 241, 2006.
S. Dropsho, V. Kursun, D.H. Albonesi, S. Dwarkadas, and E.G. Friedman. Managing static leakage energy in micro-processor functional units. In the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 321–332.
T.N. Mudge. Power: A first class design constraint for future architecture and automation. In the 7th International Conference on High Performance Computing, pages 215–224.
V. Zivojnovic, J. Martinez, C. Schlager, and H. Meyr. Dspstone: A dsp-oriented benchmarking methodology. In Proceedings of the 1994 International Conference on Signal Processing Applications and Technology, 1994.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this paper
Cite this paper
Wang, M., Shao, Z., Liu, H., Xue, C.J. (2008). Minimizing Leakage Energy with Modulo Scheduling for VLIW DSP Processors. In: Kleinjohann, B., Wolf, W., Kleinjohann, L. (eds) Distributed Embedded Systems: Design, Middleware and Resources. DIPES 2008. IFIP – The International Federation for Information Processing, vol 271. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09661-2_11
Download citation
DOI: https://doi.org/10.1007/978-0-387-09661-2_11
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-09660-5
Online ISBN: 978-0-387-09661-2
eBook Packages: Computer ScienceComputer Science (R0)