This chapter will present the unique circuit responses that are present with partially depleted SOI in static circuits. In particular, the inverter, NAND and passgate structure will be investigated. The history effect, noise margins and bipolar current will be discussed with respect to these circuits. The effects of leakage and reduced diffusion capacitance will be covered. To open this chapter, let’s first discuss the common SOI parameters that are important to the design point SOI circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2007 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
(2007). Static Circuit Design Response. In: SOI Circuit Design Concepts. Springer, Boston, MA. https://doi.org/10.1007/978-0-306-47013-4_4
Download citation
DOI: https://doi.org/10.1007/978-0-306-47013-4_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-74099-7
Online ISBN: 978-0-306-47013-4
eBook Packages: Springer Book Archive