Abstract
In this paper a parallel computer architecture for real time image processing is described. The architecture centers on the direct mapping of a static dataflow graph into hardware: each node (or group of nodes) is replaced by a processing element.
A prototype of the system has been built. Many image processing algorithms run in real time at video rate.
Applications of the system are real time computer vision, real time image enhancement, robotics, and autonomous systems. A color classification algorithm for an autonomous vehicle guidance runs more than 100 times faster on this computer than on the WARP, a computer architecture especially built for image processing by the Carnegie Mellon University.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
M. Annaratone, E. Arnould, T. Gross, H. T. Kung, M. Lam, O. Menzilcioglu, J. A. Webb, The WARP Computer: Architecture, Implementation, and Performance, IEEE Trans. on Computer, Vol. C-36, No. 12, December 1987, pp.1523–1538.
A. L. Davis, R. M. Keller, Data Flow Program Graphs, IEEE Computer 15, February 1982, pp.26–41.
E. D. Dickmanns, 4D-Szenenanalyse mit integralen raum-/zeitlichen Modellen, DAGM-Symposium über MMustererkennung, Informatik Fachberichte Nr. 149, 1987, S. 257–271, Springer Verlag.
M. J. Duff, H. J. Sigel, F. J. Corbett (Editors), Proc. on Architectures and Algorithms for Digital Image Processing, SPIE Vol. 596, Cannes, France, 5–6 December 1985.
A. Favre, A. Comazzi, Hj. Keller, VAP-A Video Array Prozessor using cascaded look-up tables, SPIE 397, April 19–22, 1983, pp.406–414.
H. Granlund, B. Kruse, Parallel Picture Processing, Part II: Hardware Structures, Linkoeping, Sweden, 1980.
A. Gunzinger, S. Mathis, W. Guggenbühl, A Reconfigurable Systolic Array for Real-Time Image Processing, Proc. on IEEE Intenational Conference on Acustics, Speech, and Signal Processing, April 11–14, 1988, New York.
L. G. C. Hamey, J. A. Webb, I. Wu, Low-Level Vision and the Programming Model, in Parallel Computation and Computers for Artificial Intelligence, J. Kowalik editor, Kluwer Academic Puplisher, 1988.
K. Hwang, Z. Xu, Multipipeline Networking for Compound Vector Processing, IEEE Transactions on Computers, Vol. 37, No.1, January 1988.
H. T. Kung, Systolic Algorithms for the CMU WARP processor, 7th Int. Conf. on Pattern Recognition, 30.7.1984, pp.570–577.
E. J. Lerner, Data-Flow Architectures, IEEE Spectrum 21, April 1984, pp.57–62.
S. Mathis, A. Gunzinger, R. Bettati, IPL Language Report, Internal Report, Swiss Federal Institute of Technology, Electronics Laboratory, 1989
J. J. Navarro et al., Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array Processors, IEEE Computer, July 1987, pp.77–89.
H. Tamura et al., SPIDER Users' Manual, Joint Systems Development Corp., Tokyo, Japan 1983
C. Thorpe, M. H. Hebert, T. Kanade, S. A. Shafer, Vision and Navigation for the Carnegie-Mellon Navlab, IEEE Trans. on Pattern Analysis and Machine Intelligence, Vol. 10, No. 3, May 1988, pp.361–372.
M. A. Turk, D. G. Morgenthaler, K. D. Gremban, M. Marra, VITS-A Vision System for Autonomous Land Vehicle Navigation, IEEE Trans. on Pattern Analysis and Machine Intelligence, Vol. 10, No. 3, May 1988, pp.342–361.
S. Yalamanchili et al., Image Processing Architectures: A Taxonomy and Survey, in L.N.Kanal and A.Rosenfeld: Progress in Pattern Recognition 2, North-Holland, 1985.
R. Wallace, A. Stentz, C. Thorpe, W. Whittaker, T. Kanade, First Results in Robot Road-Following, Proc. IEEE Int. Conf. Robot. Automat., April, 1986, pp.1615–1621.
I. Watson, J. Gurd, A Practical Data Flow Computer, IEEE Computer, February 1982.
N. Wirth, Compilerbau, Teubner Studienbcher Bd. 36, 1981.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1989 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gunzinger, A., Mathis, S., Guggenbühl, W. (1989). The Synchronous Dataflow MAchine: Architecture and performance. In: Odijk, E., Rem, M., Syre, JC. (eds) PARLE '89 Parallel Architectures and Languages Europe. PARLE 1989. Lecture Notes in Computer Science, vol 365. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3540512845_34
Download citation
DOI: https://doi.org/10.1007/3540512845_34
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-51284-4
Online ISBN: 978-3-540-46183-8
eBook Packages: Springer Book Archive