Abstract
Floorplanning of VLSI design is one of the key design flows which decides chip size, electrical characteristics, timing constrains, etc., of final silicon chip. Many useful floorplan tools are available in the industry. Those tools provide very user-friendly interactive environment and also provide useful information to proceed with chip design. However, construction and decision-making of floorplan design itself relies on the insight of human being. Therefore, the result varies depending on “who did it” and what initial condition was given at first. In this paper, authors propose an application of Genetic Algorithms to floorplanning for the purpose of providing better initial conditions as a starting point of design work to novice designers. A floorplan placement model suitable to Genetic Algorithm is discussed. Computational experiment is also carried out and results suggests practical possibility.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M.A. Breuer, Design automation of Digital Systems, Prentice-Hall, 1972 Hall, 1972
T. Ohtsuki, Layout design and Verification: Advances in CAD for VLSI Vol.14, North-Holland 1986
M.A. Breuer, Mini-Cut Placement, Jou. of Design Automation & Fault-tolerant Computing Vol.1 October 1977 pp343–362
D.F. Wong, C.L. Liu, Floorplan Design for Rectangular and L-Shaped Moddule, Proc of ICCAD87, November 1987 pp520–523
J.P. Cohoon, S.U. Hegde, W.N. Martin, D. Richard, Floorplan design Using distributed Genetic Algorithms, Proc of ICCAD88, November 1988 pp452–455
G. Vijayan, R.S. Tsay, Floorplanning by Topological Constraint Reduction, ICCAD90, November 1990 pp106–109
J.P. Cohoon and W.D. Paris, Genetic Placement, Proc of ICCAD86, November 1986 pp422–425
E.M. Rudnik, J.H. Patel, G.S. Greestein, T.M. Niermann, Sequential Circuit Test Generation in a Genetic Algorithm Framework, Proc. oc 31st design Automation Conference, June 1994 pp698–704
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Eguchi, K., Suzuki, J., Yamane, S., Oshima, K. (1998). An Application of Genetic Algorithms to Floorplanning of VLSI. In: Polkowski, L., Skowron, A. (eds) Rough Sets and Current Trends in Computing. RSCTC 1998. Lecture Notes in Computer Science(), vol 1424. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-69115-4_36
Download citation
DOI: https://doi.org/10.1007/3-540-69115-4_36
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64655-6
Online ISBN: 978-3-540-69115-0
eBook Packages: Springer Book Archive