Skip to main content

HOSMII: A virtual hardware integrated with DRAM

  • Reconfigurable Architectures Workshop Peter M. Athanas, Virginia Tech, USA Reiner W. Hartenstein, University of Kaiserslautern, Germany
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1388))

Abstract

WASMII, a virtual hardware system that executes dataflow algorithms, is based on an MPLD, an extended FPGA with multiple sets of configuration SRAM. Although we have developed an emulation system and software environment for WASMII, it has tended to be unrealistic due to the difficulty of the MPLD implementation. However, with recent technologies of semiconductors, an FPGA and DRAM can be implemented into a single LSI chip. We propose novel virtual hardware called HOSMII using such an FPGA/DRAM chip which can hold hundreds of configuration data and switch them instantaneously.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Miyazaki: “Reconfigurable Systems: A Survey” Proc. ASP-DAC '98, 7C–1, 1998.

    Google Scholar 

  2. H. Amano, Y. Shibata: “Reconfigurable Systems: Activities in Asia and South Pacific” Proc. ASP-DAC '98, 7C–3, 1998.

    Google Scholar 

  3. X.-P. Ling, H. Amano: “WASMII: A Data Driven Computer on a Virtual Hardware” Proc. FCCM '93, pp. 33–42, 1993.

    Google Scholar 

  4. S. Yoshimi (Fujitsu Corp.): “Multifunction Programmable Logic Device” Patent (A) HEI-2130023, 1990.

    Google Scholar 

  5. S. Trimberger, D. Carberry, A. Johnson and J. Wong: “A Time-Multiplexed FPGA” Proc. FCCM '97, pp. 22–28, 1997.

    Google Scholar 

  6. X.-P. Ling, Y. Shibata, H. Miyazaki, H. Amano, K. Higure: “Total System Image of the Reconfigurable Machine WASMII” Proc. PDPTA, pp. 1092–1096, 1997.

    Google Scholar 

  7. E. Tau, I. Eslick, D. Chen, J. Brown, A. DeHon: “A First Generation DPGA Implementation” Proc. FPD'95, pp. 138–143, 1995.

    Google Scholar 

  8. M. Motomura, Y. Aimoto, A. Shibayama, Y. Yabe, M. Yamashina: “An Embedded DRAMFPGA Chip with Instantaneous Logic Reconfiguration” Proc. Symposium on VLSI Circuits, 1997.

    Google Scholar 

  9. Y. Takefuji: “Neural Network Parallel Computing” Kluwer Academic Publishers, 1992. *** DIRECT SUPPORT *** A0008D07 00005

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

José Rolim

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Shibata, Y., Miyazaki, H., Ling, Xp., Amano, H. (1998). HOSMII: A virtual hardware integrated with DRAM. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_678

Download citation

  • DOI: https://doi.org/10.1007/3-540-64359-1_678

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64359-3

  • Online ISBN: 978-3-540-69756-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics