Abstract
This paper presents a dedicated hardware processors implemented in FPGA structure for a fast video image data pre-processing to real time application. Author design and made specialised pipelined multiprocessor architecture for specialised hardware processors. This paper presents specialised hardware processors: median filter, logic processor, look-up-table processor, convolution processor and histogrammer. Dedicated hardware processors implementation in the Xilinx FPGA used another chips. This work is supported by Polish Science Comitee.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Advanced Imaging, PTN Publishing Co, New York June 1995.
N. A. Andresen, O. Ravn: Vision as a Multipurpose Sensor in Real-Time Systems, Proc. of the ISMM International Symposium: Mini and Microcomputers and Their Applications, Lugano Switzerland 1990.
G. W. Awcock, R. Thomas: Applied Image Processing, Mc Graw Hill 1995.
S. C. Chan, H. O. Ngai, K. L. Ho: A Programmable Image Processing System using FPGA, Proc. of the IEEE Int. Symposium on Circuits and Systems, London 1994.
A. L. Decegama: The Technology of Parallel Processing — Parallel Processing Architectures and VLSI Hardware. Prentice Hall, New Jersey 1989.
M. Gorgoh: FPGA Implementation of Dedicated Image Processor, Proc. of the 7-th School: VLSI and ASIC Design, Format Wroclaw Poland 1995.
K. Hwang, F. Briggs: Computer Architecture & Parallel Processing, Mc Graw-Hill 1984.
Y. Iwata, M. Kawamata, T. Higuchi: Design of fine VLSI arraay processor for real-time 2-D digital filtering. IEEE Symposium on Circuits and Systems, Chicago 1993.
P. P. Jonker: Morphological Image Processing: Architecture and VLSI design. Kluwer Holland 1992.
J. Kittler, M. J. B. Duff. Image Processing System Architecture, John Wiley & Sons, New York 1985.
B. Liebowitz, J. Carson: Multiple Processor Systems for Real Time Applications, Prentice Hall 1985.
R. Tadeusiewicz: Computer System Dedicated to Image Processing, Proc. of the 5-th School: Computer Vision and Graphics, Format Wroclaw Poland 1994.
A. Tsutsui, T. Miyazaki, K. Yamada, N. Ohta: Special Purpose FPGA for High-speed Digital Telecomunication Systems, Proc. of the IEEE Intern. Conf. on Computer Design: VLSI in Computers & Processors, Austin-Texas 1995.
K. Wiatr: A Pipelined Multiprocessor Architecture for a Fast Image Data Pre-Processing in Real-Time Applications. Proc. of the IASTED Int. Conference: Signal and Image Processing, Las Vegas-Nevada 20–23.11.1995.
Xilinx: The Programmable Logic Data Book, San Jose 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wiatr, K. (1997). Dedicated hardware processors for a real-time image data pre-processing implemented in FPGA structure. In: Del Bimbo, A. (eds) Image Analysis and Processing. ICIAP 1997. Lecture Notes in Computer Science, vol 1311. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63508-4_107
Download citation
DOI: https://doi.org/10.1007/3-540-63508-4_107
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63508-6
Online ISBN: 978-3-540-69586-8
eBook Packages: Springer Book Archive