Abstract
In this paper we present a novel RAM-based field programmable mixed-signal integrated device consisting of a large granularity Field Programmable Gate Array (FPGA), a set of programmable and interconnectable analog cells, and a microprocessor core. Two configuration contexts are available, at least one of them mapped on the microprocessor memory space. The microprocessor can be used for partial (or complete) fast dynamic reconfiguration, to run general purpose user programs, and to probe in real time internal points of the analog and digital programmable hardware. The device can be partially or totally reconfigured whale it is working by loading the new configuration (including initial states for FFs) in the non-active context without stopping operation, then trasferring it to the active one in just one microprocessor write cycle.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
D. Anderson, C. Marcjan et al,“A Field Programmable Analog Array and Its Application”, 1997 IEEE Custom Integrated Circuits Conference, Santa Clara (CA, USA).
Hans W. Klein, “The EPAC architecture: an expert cell approach to field programmable analogue devices”, FPGA'96, Monterrey CA.
“Analog-Silicon-Breadboard-an analogueFPGA ”,Fraunhofer-Institutfür Mikrolektronische Schaltungen un Systeme, IMS2 Dresden (commercial communication).
Chengjin Zhang, Adrian Bratt and Ian Macbeth, “A New Field Programmable MixedSignal Array And Its Application”, The 4th Canadian Workshop on Field-Programmable Devices, 1996 Toronto, Canada.
Julio Faura, Chris Horton, Phuoc van Duong, Jordi Madrenas, Miguel A. Aguirre, and Josep M. Insenser “A Novel Mixed Signal Programmable Device with On-Chip Microprocessor”, 1997 IEEE Custom Integrated Circuits Conference, Santa Clara (CA, USA).
Stephen Churcher, Tom Kean and Bill Wilkie, “The XC6200 fastMapTM processor interface”, European FPL'95, Oxford (UK).
H.F. Silverman et al, “Processor Reconfiguration Through Instruction-Set Metamorphosis”, IEEE Computer, 23 (3) March 1993.
Neil Hastie and Richard Cliff, “The implementation of hardware subroutines on field programmable gate arrays”, 1990 IEEE Custom Integrated Circuits Conference.
Neil Hastie and Richard Cliff, “The implementation of hardware subroutines on field programmable gate arrays”, IEEE 1990 CICC.
E. Tau, D. Chen, I. Eslick, J. Brown and A. DeHon, “A First Generation DPGA Implementation ”, FPD'95 — Third Canadian Workshop of Field-Programmable Devices, 1995 Montreal, Canada.
Patrick Lysaght and John Dunlop, “Dynamic reconfiguration of FPGAs”, European FPL'93, Oxford (UK), pp 82 to 94.
Patrick Lysaght and Jon Stockwood, “A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays”, IEEE transactions on VLSI systems, vol. 4, nr. 3, September 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Faura, J., Moreno, J.M., Aguirre, M.A., van Duong, P., Insenser, J.M. (1997). Multicontext dynamic reconfiguration and real-time probing on a novel mixed signal programmable device with on-chip microprocessor. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_205
Download citation
DOI: https://doi.org/10.1007/3-540-63465-7_205
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63465-2
Online ISBN: 978-3-540-69557-8
eBook Packages: Springer Book Archive