Abstract
The difficulty in creating a configurable machine lies in providing enough wires that placement and routing can be done with no human intervention. Several researchers have previously used tens of FPGAs to create configurable custom machines [8–11]; Teramac allows experiments using many hundreds of FPGAs by providing a routing-rich environment for implementing user designs by using custom FPGAs, MCM's and PC boards.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
B. Landman and R. Russo, “On a Pin vs. Block Relationship for Partitions of Logic Graphs,” IEEE Transactions on Computers, December 1971, pages 1469–1479.
R. Amerson, R. Carter, W. Culbertson, Phil Kuekes, Greg Snider, “Teramac—Configurable Custom Computing,” IEEE Symposium on FPGAs for Custom Computing Machines, April 1995.
R. Amerson and P. Kuekes, “The Design of an Extremely Large MCM-C—A Case Study,” International Journal of Microcircuits and Electronic Packaging, Vol 17, No. 4, pages 377–382.
Y. C. Wei and C. K. Cheng, “Toward Efficient Hierarchical Designs by Ratio Cut Partitioning,” Proc. IEEE International Conference on Computer-Aided Design, 1989, pages 298–301.
Ching-Wei Yeh and Chung-Kuan Cheng, “A General Purpose Multiple Way Partitioning Algorithm,” Proc. 28th ACM/IEEE Design Automation Conference, 1991, pages 421–426
Balakrishnan Krishnamurthy, “An Improved Min-Cut Algorithm For Partitioning VLSI Networks,” IEEE Transactions on Computers, Vol C-33, No 5, May 1984, pages 438–446.
Laura A. Sanchis, “Multiple-Way Network Partitioning,” IEEE Transactions on Computers, Vol. 38, No. 1, January 1989, pages 62–81.
Patrice Bertin, Didier Roncin, and Jean Vuillemin, “Introduction to programmable active memories,” in Systolic Array Processors, Prentice-Hall, 1989, pages 301–309.
J. M. Arnold, D. A. Buell, and E. G. Davis, “Splash 2,” Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, 1992, pages 316–322.
J. Babb, R. Tessier, and A. Agarwal, “Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,” Proceedings, IEEE Workshop on FPGA-based Custom Computing Machines, Napa, CA, April 1993, pages 142–151.
S. Casselman, “Virtual Computing, “Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1993, pages 43–48.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Snider, G., Kuekes, P., Culbertson, W.B., Carter, R.J., Berger, A.S., Amerson, R. (1995). The Teramac configurable compute engine. In: Moore, W., Luk, W. (eds) Field-Programmable Logic and Applications. FPL 1995. Lecture Notes in Computer Science, vol 975. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60294-1_97
Download citation
DOI: https://doi.org/10.1007/3-540-60294-1_97
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60294-1
Online ISBN: 978-3-540-44786-3
eBook Packages: Springer Book Archive