Abstract
Recently, several systems have been designed which use reconfigurable logic to perform general purpose computation. While the number of these systems being constructed continues to increase, their relationship to conventional architectures is not clear. This paper proposes a model which unifies traditional instruction set architectures with reconfigurable architectures. From this model, four major architectural categories of reconfigurable machines are given. From this classification, issues of performance, programmability and scalability are addressed.
Preview
Unable to display preview. Download preview PDF.
References
Algotronix, Ltd. CAL1024 Datasheet, 1990.
Peter M. Athanas and Harvey F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3):11–18, March 1993.
Patrice Bertin, Didier Roncin, and Jean Vuillemin. Introduction to programmable active memories. Technical Report 3, DEC Paris Research Laboratory, 1989.
Steven Casselman. Virtual computing and the virtual computer. In Duncan A. Buell and Kenneth L. Pocek, editors IEEE Workshop on FPGAs for Custom Computing Machines, pages 43–48, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
Pak K. Chan, Martine D. F. Schlag, and Marcelo Martin. BORG: A reconfigurable prototyping board using field-programmable gate arrays. In First International ACM/SIGDA Workshop on Field Programmable Gate Arrays, pages 47–51, 1992.
Charles E. Cox and W. Ekkehard Blanz. GANGLION — a fast field-programmable gate array implementation of a connectionist classifier. IEEE Journal of Solid-State Circuits, 27(3):288–299, March 1992.
Steven A. Cuccaro and Craig F. Reese. The CM-2X: A hybrid CM-2/xilinx prototype. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 121–130, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
David E. Van den Bout. The anyboard: Programming and enhancements. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 68–77, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
Maya Gokhale, William Holmes, Andrew Kosper, Dick Kunze, Dan Lopresti, Sara Lucas, Ronald Minnich, and Peter Olsen. SPLASH: A reconfigurable linear logic array. In International Conference on Parallel Processing, pages I-526–I-532, 1990.
Maya Gokhale, William Holmes, Andrew Kosper, Sara Lucas, Ronald Minnich, and Douglas Sweely. Building and using a highly parallel programmable logic array. IEEE Computer, pages 81–89, January 1991.
Steven A. Guccione. List of FPGA-based computing machines. World Wide Web page http://www.utexas.edu/∼ guccione/HW_list.html, 1994.
Reiner W. Hartenstein, Alexander G. Hirschbiel, Michael Reidmüller, Karin Schmidt, and Michael Weber. A novel ASIC design approach based on a new machine paradigm. IEEE Journal of Solid-State Circuits, 26(7):975–989, July 1991.
Christian Iseli and Edwardo Sanchez. Spyder: A reconfigurable VLIW processor using FPGAs. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 17–24, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
Thomas Andrew Kean. Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation. PhD thesis, University of Edinburgh, Department of Computer Science, January 1989.
Henry L. Owen, Ubaid R. Khan, and Joseph L. A. Hughes. FPGA-based emulator architectures. In Will Moore and Wayne Luk, editors, More FPGAs, pages 398–409. Abingdon EE&CS Books, Abingdon, England, 1993.
F. Raimbault, D. Lavenier, S. Rubini, and B. Pottier. Fine grain parallelism on a MIMD machine using FPGAs. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 2–8, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II compiler and architecture. In Duncan A. Buell and Kenneth L. Pocek, editors, IEEE Workshop on FPGAs for Custom Computing Machines, pages 9–16, Los Alamitos, CA, April 1993. IEEE Computer Society Press.
Andrew Wolfe and John P. Shen. Flexible processors: A promising applicationspecific processor design approach. In Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture, pages 30–39. IEEE Press, 1988.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Guccione, S.A., Gonzalez, M.J. (1995). Classification and performance of reconfigurable architectures. In: Moore, W., Luk, W. (eds) Field-Programmable Logic and Applications. FPL 1995. Lecture Notes in Computer Science, vol 975. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60294-1_138
Download citation
DOI: https://doi.org/10.1007/3-540-60294-1_138
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60294-1
Online ISBN: 978-3-540-44786-3
eBook Packages: Springer Book Archive