Abstract
Dynamically reconfigurable Field Programmable Gate Arrays (FPGAs) offer virtually unlimited numbers of gates to an application. This technology makes feasible large applications which can be temporally partitioned, with each phase being rapidly loaded onto the chip as required. We demonstrate in this paper an automatic technique to temporally partition a parallel program. Our technique partitions along a data parallel C program's function scopes. A configuration bit stream is generated for each function, and the host control program is generated which automatically loads the function's configuration file as the function is entered during execution. Preliminary results show that this partitioning makes it possible to
-
run larger problem sets,
-
run programs which would not otherwise fit on the chip, and
-
include program-specific debug code without performance penalty.
Our compiler targets the NAPA accelerator board, a PCI bus based parallel system whose processors consist of Multi Chip Modules composed of National Semiconductor CLAyℳFPGAs.
Preview
Unable to display preview. Download preview PDF.
References
M. Gokhale and J. Schlesinger. A Data Parallel C and its Platforms. Frontiers '95, February 1995.
M. Gokhale and B. Schott. Data Parallel C on a Reconfigurable Logic Array. Journal of Supercomputing, September 1995.
D. T. Hoang. Searching genetic databases on Splash 2. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 185–191, Napa, CA, April 1993.
E. Davis J. Arnold. D. Buell. Splash-2. Proceedings, 4th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA '92). 1992.
E. Lemoine and David Merceron. Run time reconfiguration of fpga for scanning genomic databases. FCCM '93, April 1993.
Judith Schlesinger and Maya Gokhale. dbC Reference Manual. Technical Report TR-92-068, Revision 2, Supercomputing Research Center. 1993.
M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II compiler and architecture. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on. FPGAs for Custom Computing Machines, pages 9–16, Napa, California, April 1993.
M. J. Wirthlin and B. L. Hutchings. A dynamic instruction set computer. Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1995.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gokhale, M., Marks, A. (1995). Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays. In: Moore, W., Luk, W. (eds) Field-Programmable Logic and Applications. FPL 1995. Lecture Notes in Computer Science, vol 975. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-60294-1_134
Download citation
DOI: https://doi.org/10.1007/3-540-60294-1_134
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60294-1
Online ISBN: 978-3-540-44786-3
eBook Packages: Springer Book Archive