Skip to main content
SpringerLink
Log in

FPGA based prototyping for verification and evaluation in hardware-software cosynthesis

  • Conference paper
  • First Online:
Book cover Field-Programmable Logic Architectures, Synthesis and Applications (FPL 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 849))

Included in the following conference series:

Abstract

COSYMA is a HW/SW-cosynthesis system for small embedded controllers. The final simulation of the COSYMA output leads to impractical computation time. Therefore, we decided to employ a hardware prototyping system. The HW/SW prototyping system consists of a SPARC processor, an FPGA-based coprocessor with HW/SW debugging features realized with a high speed microcontroller.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Ernst, J. Henkel and Th. Benner, Hardware/Software Co-Synthesis for Microcontrollers, IEEE Design & Test of Computers, pp. 64–75, Dec. 1993.

    Google Scholar 

  2. G. De Micheli et al., The Olympus Synthesis System, IEEE Design & Test of Computers, pp. 37–53, Oct. 1990.

    Google Scholar 

  3. U. Holtmann, Hierarchical Behavioural Representation in the Braunschweig Synthesis System BSS, IFIP Workshop on Application of Synthesis and Simulation, Lenggries, 25–28.8.1993.

    Google Scholar 

  4. W. Ye, R. Ernst, Th. Benner, J. Henkel, Fast Timing Analysis for Hardware-Software Co-Synthesis, Proc. of ICCD 1993, Cambridge, pp. 452–457, 1993.

    Google Scholar 

  5. LSI Logic Corporation, L64831 — SPARC Integrated IU/FPU Technical Manual, Milpitas, Calif. 1992.

    Google Scholar 

  6. Xilinx, Inc., The Programmable Logic Data Book, San Jose, Calif., 1993.

    Google Scholar 

  7. Motorola Inc., MC68332 User's Manual, Phoenix, Arizona, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institut fuer Datenverarbeitungsanlagen, Technische Universität Braunschweig, D-38106, Braunschweig, Germany

    Th. Benner, R. Ernst, I. Könenkamp, U. Holtmann, P. Schüler, H. -C. Schaub & N. Serafimov

Authors
  1. Th. Benner
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Ernst
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. I. Könenkamp
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. U. Holtmann
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. P. Schüler
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. H. -C. Schaub
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. N. Serafimov
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Reiner W. Hartenstein Michal Z. Servít

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Benner, T. et al. (1994). FPGA based prototyping for verification and evaluation in hardware-software cosynthesis. In: Hartenstein, R.W., Servít, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_95

Download citation

  • DOI: https://doi.org/10.1007/3-540-58419-6_95

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58419-3

  • Online ISBN: 978-3-540-48783-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation