Skip to main content
SpringerLink
Log in
Book cover

International Workshop on Field Programmable Logic and Applications

FPL 1994: Field-Programmable Logic Architectures, Synthesis and Applications pp 230–239Cite as

ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICs

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 849))

Abstract

Primarily, our ZAREPTA system addresses the need for a low-cost static ASIC tester. By utilizing reconfigurable FPGA technology, the ZAREPTA's total functionality (and 400 DUT pins) can be configured, controlled and monitored by PC software. The main principles of the tester, the block diagram, the software, and the FPGA designs will be explained. However, as a spin-off, the ZAREPTA system may also be used for emulation and fast prototyping of small ASICs. Recently, the ZAREPTA system has been extended with 4 FPIDs, to provide programmable interconnect between the 13 Xilinx XC4005 of ZAREPTA. Bit-serial ASIC architectures with at most 120 external signal pins and 20000 gates may be emulated.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T.Njólstad & H.Dale: ”ZAREPTA. An ASIC emulator and tester”, Technical report, Norwegian Institute of Technology, Trondheim, Norway, 1992 (Norwegian).

    Google Scholar 

  2. H.Dale: ”Test station for integrated circuits”, M.Sc.thesis, Norwegian Institute of Technology, Trondheim, Norway, 1992 (Norwegian).

    Google Scholar 

  3. S.Møien: ”ZAREPTA-emulator and tester for ASICs”, Term project report, Norwegian Institute of Technology, Trondheim, Norway, 1992 (Norwegian).

    Google Scholar 

  4. .Njølstad, J.E.Øye, H.Dale and S.Møien: ”ZAREPTA: A low-cost system for fast prototyping and testing of ASICs”. Proceedings on the fourth Eurochip Workshop on VLSI Design Training, Toledo, Spain, 1993, pp. 150–155.

    Google Scholar 

  5. S.Møien: ”The interface between the ZAREPTA system and the PC”, Technical report, Norwegian Institute of Technology, Trondheim, Norway, 1993 (Norwegian).

    Google Scholar 

  6. S.Møien: ”On digital design, fast prototyping and ASIC emulation of a digital filterbank”, M.Sc.Thesis, Norwegian Institute of Technology, Trondheim, Norway, 1993 (Norwegian).

    Google Scholar 

  7. J.Hofstad: ”Test of Altera EPS448 using ZAREPTA” Term project report, Norwegian Institute of Technology, Trondheim, Norway, 1993 (Norwegian).

    Google Scholar 

  8. J.Hofstad: ”Fast prototyping of ASICs using the ZAREPTA system”, M.Sc.Thesis, Norwegian Institute of Technology, Trondheim, Norway, 1994 (Norwegian).

    Google Scholar 

  9. TSSI: TDS Options Guide, August 1992.

    Google Scholar 

  10. Synopsys Inc: TestCompiler and TestCompiler Plus Reference Manual, Version 3.0, December 1992.

    Google Scholar 

  11. Xilinx Inc: The Programmable Logic Data Book, 1993.

    Google Scholar 

  12. National Instruments: LabWindows/CVI, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. The Norwegian Institute of Technology Faculty of Electrical Engineering & Computer Science, University of Trondheim, N-7034, Trondheim-NTH, Norway

    Tormod Njølstad, Johnny Pihl & Jørn Hofstad

Authors
  1. Tormod Njølstad
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Johnny Pihl
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jørn Hofstad
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Reiner W. Hartenstein Michal Z. Servít

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Njølstad, T., Pihl, J., Hofstad, J. (1994). ZAREPTA: A zero lead-time, all reconfigurable system for emulation, prototyping and testing of ASICs. In: Hartenstein, R.W., Servít, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_93

Download citation

  • DOI: https://doi.org/10.1007/3-540-58419-6_93

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58419-3

  • Online ISBN: 978-3-540-48783-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation