Abstract
Custom computing platforms are emerging as a class of computing engine that not only can provide near application-specific computational performance, but also can be configured to accommodate a wide variety of tasks. Due to vast computational needs, image processing computing platforms are traditionally constructed either by using costly application-specific hardware to support real-time image processing, or by sacrificing real-time performance and using a general-purpose engine. The Splash-2 custom computing platform is a general-purpose platform not designed specifically for image processing, yet it can cost-effectively deliver real-time performance on a wide variety of image applications. This paper describes an image processing system based on the Splash-2 custom computing engine, along with performance results from a variety of image processing tasks extracted from a working laboratory system. The application design process used for these image processing tasks is also examined.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
J. M. Arnold, D. A. Buell, E. G. Davis, “Splash 2,” in Fourth Annual ACM Symposium on Parallel Algorithms and Architectures, San Diego, CA, pp. 316–322, 1992.
J. M. Arnold, “The Splash 2 software environment,” in IEEE Workshop on FPGAsfor Custom Computing, Napa, CA, pp. 88–93, Apr 1993.
D. Gajski, Silicon Compilation, Addison-Wesley, Reading, Massachusetts, 1988.
The Programmable Gate Array Data Book, Xilinx Inc. San Jose, California., 1994.
J. M. Arnold, M. A. McGarry, “Splash 2 Programmer's Manual,” Supercomputing Research Center,Tech. Rep. SRC-TR-93-107, Bowie, Maryland, 1993.
M. Gokhale, R. Minnich, “FPGA Computing in a Data Parallel C”, in IEEE Workshop on FPGAs for Custom Computing, Napa, CA, pp. 94–101, Apr 1993.
L. Abbott, P. Athanas, R. Elloitt, B. Fross, L. Chen, “Finding Lines and Building Pyramids with Splash-2” in IEEE Workshop on FPGAs for Custom Computing, Napa, CA, pp. 155–163, Apr 1994.
P. Athanas, H. Silverman, “Processor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler,” IEEE Computer, vol. 26, no. 3, pp. 11–18, Mar 1993.
A. L. Abbott, R. M. Haralick, X. Zhuang, “Pipeline Architectures for Morphologic Image Analysis,” Machine Vision and Applications, vol. 1, no. 1, pp. 23–40, 1988.
P. J. Burt, E. H. Adelson, “The Laplacian Pyramid as a Compact Image Code,” IEEE Transactions on Communications, vol. COM-31, no. 4, pp. 532–540, April 1983.
B. Jahne, Digital Image Processing, Springer-Verlag, New York, 1991.
A. Rosenfeld, A. Kak, Digital Picture Processing, 2nd Edition, Academic, New York, 1982.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Athanas, P.M., Abbott, A.L. (1994). Image processing on a custom computing platform. In: Hartenstein, R.W., Servít, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_86
Download citation
DOI: https://doi.org/10.1007/3-540-58419-6_86
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-58419-3
Online ISBN: 978-3-540-48783-8
eBook Packages: Springer Book Archive