Skip to main content

A real-time kernel — Rapid prototyping with VHDL and FPGAs

  • Rapid Prototyping
  • Conference paper
  • First Online:
  • 232 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 705))

Abstract

In order to remain competitive a company needs to decrease the development time for their products. Consequently the time for prototyping has to be cut down as well especially to see whether the product will fulfil requirements. One way to reduce the development time is to describe the circuit with a hardware description language, to synthesize the design description automatically and to implement in FPGAs (Field Programmable Gate Arrays).

This article describes how to implement a small real-time kernel and a very simple CPU in hardware. During the development process the hardware description language VHDL (Very high speed integrated circuit Hardware Description Language) was used for the behavioural and data flow (RTL) description, the simulation of the hardware and for synthesis to gate level. Also it describes the fitting of the design into FPGAs for rapid prototyping and experiences about different phases of the development.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Actel Corporation, 955 East Arques Avenue Sunnyvale, CA 94086, USA

    Google Scholar 

  2. Lindh, Lennart; Stanischewski, Frank; ”FASTCHART — A Fast Time Deterministic CPU and Hardware Based Real-Time-Kernel”; Proceedings of Euromicro Workshop on Real-Time Systems Paris 1991; IEEE; pages 36–40

    Google Scholar 

  3. Liu, C.L.; Layland, James W.; ”Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment”; Journal of ACM; 1973; Vol. 20; No. 1; pages 46–61

    Article  Google Scholar 

  4. Selz, M., Bartels, S., Syassen, J.; ”Synthesis with VHDL”; Procedings of the VHDL Forum 1993; Maerz 1993; pages 31–40

    Google Scholar 

  5. Stancovic, J.A.; ”Misconceptions about Real-Time Computing”; IEEE Comp; No. 21; 1988

    Google Scholar 

  6. Viewlogic Systems, Inc. 293 Boston Post Road West Marlboro, Ma 01752-4615, USA

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Herbert Grünbacher Reiner W. Hartenstein

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lindh, L., Müller-Glaser, K., Rauch, H., Stanischewski, F. (1993). A real-time kernel — Rapid prototyping with VHDL and FPGAs. In: Grünbacher, H., Hartenstein, R.W. (eds) Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping. FPL 1992. Lecture Notes in Computer Science, vol 705. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-57091-8_38

Download citation

  • DOI: https://doi.org/10.1007/3-540-57091-8_38

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-57091-2

  • Online ISBN: 978-3-540-47902-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics