Skip to main content

Overview of complex array-based PLDs

  • Invited Papers
  • Conference paper
  • First Online:
Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping (FPL 1992)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 705))

Included in the following conference series:

  • 266 Accesses

Abstract

The first PLDs based on sum-of-products arrays were PLAs and PALs. Both are special cases of the more general PML, a fed back NAND array. Some CPLDs take up the idea of the PML for product term expansion, others use various methods of product term allocation. The multiple array architecture is the way to increase the pin count of PLDs. Their logic design requires to partition the logic in consideration of the interconnect matrix of the PLD. Limited interconnect is the reason for an additional placement problem.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Editor information

Herbert Grünbacher Reiner W. Hartenstein

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Biehl, G. (1993). Overview of complex array-based PLDs. In: Grünbacher, H., Hartenstein, R.W. (eds) Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping. FPL 1992. Lecture Notes in Computer Science, vol 705. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-57091-8_24

Download citation

  • DOI: https://doi.org/10.1007/3-540-57091-8_24

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-57091-2

  • Online ISBN: 978-3-540-47902-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics