Advertisement

Cost effectiveness of data flow machines and vector processors

  • Formella A. 
  • Massonne W. 
  • Paul W. J. 
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 678)

Abstract

Proponents of data flow machines always emphasize the high potential for parallelization and the high performance on numerical applications reachable by that kind of architecture. On the other hand opponents critisize the additional overhead during run time and the difficulties of the memory management. In order to evaluate the cost effectiveness of dynamical data flow machines we compare a well known representative, the Monsoon designed at the MIT, with two vector processors, the Cray I and the Spark 2.0. This comparison is based on a theoretical model, which provides measures for the run time and the cost of the machines. As numerical workload we have chosen some kernels from the Livermore Loops benchmark. In this paper we briefly review the evaluation model, we describe the machines under consideration and finally we present our results of the comparison.

Keywords

Main Memory Code Block Data Path Vector Length Memory Bandwidth 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [AKP91]
    Abolhassan F., Keller J., Paul W.J.; On the Cost-Effectiveness of PRAMs; Proc. of the 3rdIEEE Symposium on Parallel and Distributed Processing, IEEE Computer Society Press, 2–9, 1991Google Scholar
  2. [AN87]
    Arvind, Nikhil R.S.; Executing a Programm on the MIT Tagged-Token Dataflow Architecture; Proceedings of the PARLE Conference, Netherlands 1987Google Scholar
  3. [AP86]
    Auerbach D.J., Paul W.J., Bakker A.F., Lutz C., Rudge W.E. and Abraham F.F.; A Special Purpose Parallel Computer for Molecular Dynamics: Motivation, Design, Implementation, and Application; J. Phys. Chem., 91, 4881–4890, 1987Google Scholar
  4. [ASU85]
    Aho A.V., Sethi R., Ullman J.D.; Compilers: Principles, Techniques, and Tools; Addison-Wesley, Reading, MA, 1985Google Scholar
  5. [BGP92]
    Abolhassan F., Drefenstedt R., Keller J., Paul W.J., Scheerer D.; On the Physical Design of PRAMs; in Buchmann, Ganzinger, Paul (Hrsg.): Teubner-Texte zur Informatik, Teubner 1992, Bd. 1, 1–19Google Scholar
  6. [Cr82]
    Cray Research, Inc.; Cray I Computer Systems, Mainframe Reference Manual HR-0029; Cray Research, Inc., 1982Google Scholar
  7. [Cu90]
    Culler D.E.; Managing Parallelism and Resources in Scientific Dataflow Programs; Technical Report TR-446, MIT Lab. for Comp. Sci., Cambridge MA, 1990Google Scholar
  8. [CP90]
    Culler D.E., Papadopulos G.M.; The Explicit Token Store; CSG Memo 312, MIT Lab. for Comp. Sci., Cambridge MA, 1990Google Scholar
  9. [DS92]
    Drefenstedt R., Schmidt D.; On the Physical Design of Butterfly Networks for PRAMs; Proceedings of the 4thSymposium on the Frontiers of Massively Parallel Computation, McLean, Virginia, IEEE Computer Society Press, Los Alamitos, CA, 202–209, 1992Google Scholar
  10. [Fe87]
    Feo J.T.; An Analysis of the Computational and Parallel Complexity of the Livermore Loops; Parallel Computing, Vol. 7, 163–185, 1988Google Scholar
  11. [Fo89]
    Formella A.; Entwurf, Bau und Test eines Vektor-Prozessors mit parallel arbeitenden Operationseinheiten, Spark 2.0 Teil I; Diplomarbeit, Universität des Saarlandes, FB14 Informatik, 1989Google Scholar
  12. [Fo92]
    Formella A.; Leistung und Güte numerischer Vektorrechnerarchitekturen; Dissertation, Universität des Saarlandes, FB14 Informatik, 1992Google Scholar
  13. [FRS91]
    Formella A., Obé A., Paul W.J., Rauber T., Schmidt D.; The Spark 2.0 System — A Special Purpose Vector Processor with a VectorPascal Compiler; Proceedings of the Hawaii 25th International Symposium on System Science HICSS-25, Vol. 1, 547–558, 1992Google Scholar
  14. [GKW85]
    Gurd, Kirkham, Watson; The Manchester Prototype Dataflow Computer; Comm. of the ACM, 28, 1985Google Scholar
  15. [HSS87]
    Hiraki, Sekiguchi, Shimada; The SIGMA-1 Dataflow Supercomputer: A Challange for New Generation Computing Systems; Journal of Information Processing, 10(4), 1987Google Scholar
  16. [HJ90]
    Hockney R.W., Jesshope C.R.; Parallel Computers 2: Architecture, Programming and Algorithms; Adam Hilger, Bristol and Philadelphia, 1990Google Scholar
  17. [HP90]
    Hennessy J.L., Patterson D.A.; Computer Architecture: A Quantitative Approach; Morgan Kaufmann Publishers, Inc., San Mateo, California, 1990Google Scholar
  18. [Ma88]
    Martin J.L., Editor; Performance Evaluation of Supercomputers; Elsevier Science Publishers B.V., Amsterdam, 1988Google Scholar
  19. [Mc84]
    McMahon F.H.; Fortran Kernels, MFlops, file modicikation date Feb 29; Lawrence Livermore National Laboratory, 1984Google Scholar
  20. [Mc86]
    McMahon F.H.; L.L.N.L. Fortran Kernels: MFLOPS; Lawrence Livermore National Laboratory, 1986Google Scholar
  21. [Mc88]
    McMahon F.H.; The Livermore Fortran Kernels Test of the Numerical Performance Range; Lawrence Livermore National Laboratory, 1988Google Scholar
  22. [Mo91]
    Motorola; H4C Series Design Reference Guide; Motorola Inc., 1991Google Scholar
  23. [Ni87]
    Nikhil R.S.; Id World Reference Manual; CSG Memo 317, MIT Lab. for Comp. Sci., Cambridge MA, 1987Google Scholar
  24. [Ni90]
    Nikhil R.S.; Id Version 90.0 Reference Manual; CSG Memo 284-1, MIT Lab. for Comp. Sci., Cambridge MA, 1990Google Scholar
  25. [Ob89]
    Obé A.; Entwurf, Bau und Test eines Vektor-Prozessors mit parallel arbeitenden Operationseinheiten, Spark 2.0 Teil III; Diplomarbeit, Universität des Saarlandes, FB14 Informatik, 1989Google Scholar
  26. [Pa88]
    Papadopoulus G.M.; Implementation of a Gerneral Purpose Dataflow Multiprocessor; Technical Report TR-432, MIT Lab. for Comp. Sci., Cambridge MA, 1988Google Scholar
  27. [PACU90]
    Papadopulos G.M., Culler D.E.; Monsoon: An Explicit Token Store Architecture; CSG Memo 306, MIT Lab. for Comp. Sci., Cambridge MA, 1990Google Scholar
  28. [PM90]
    Paul W.J., Müller S.M.; Towards a Formal Theory of Computer Architecture; Parcella 90, Research in Informatics, Akademie Verlag, S. 157–169, Berlin 1990Google Scholar
  29. [Ru78]
    Russell M.R.; The Cray I Computer System; Comm. ACM, Vol. 21, no. 1, 63–72, 1978Google Scholar
  30. [Sch89]
    Schmidt D.; Entwurf, Bau und Test eines Vektor-Prozessors mit parallel arbeitenden Operationseinheiten, Spark 2.0 Teil II; Diplomarbeit, Universität des Saarlandes, FB14 Informatik, 1989Google Scholar
  31. [TPB91]
    Traub K.R., Papadopoulos G.M., Beckerle M.J., Hicks J.E., Young J.; Overview of the Monsoon Project; Motorola Technical Report MCRC-TR-15, Cambridge MA, 1991Google Scholar
  32. [Tr86]
    Traub K.R.; A Compiler for the MIT TTDA; Technical Report TR-370, MIT Lab. for Comp. Sci., Cambridge MA, 1986Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1993

Authors and Affiliations

  • Formella A. 
    • 1
  • Massonne W. 
    • 1
  • Paul W. J. 
    • 1
  1. 1.Computer Science DepartmentUniversität des SaarlandesGermany

Personalised recommendations