Skip to main content

Some notes on threshold circuits, and multiplication in depth 4

  • Commanications
  • Conference paper
  • First Online:
Book cover Fundamentals of Computation Theory (FCT 1991)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 529))

Included in the following conference series:

Abstract

It is known that two n-bit numbers can be added by polynomial-size ∧- ∨-circuits of depth 3 [W2] and multiplied by threshold-circuits of depth 10. Two tricks for the reduction of depth in threshold circuits are formalized. Further, threshold circuits for the addition of m numbers of length n, mn, in depth 3 (with O(n 2) gates and O(nm 3 + n 3 m) wires) and for the multiplication of two n-bit numbers in depth 4 (O(n 2) gates and O(n 4) wires) are presented.

Supported by DFG Grant No. We 1066 / 2 - 1.

Supported by DFG Grant No. Me 872 / 1 - 2.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

5. References

  1. E. Allender, A Note on the Power of Threshold Circuits, Tech. Rept., Dep. of Computer Science, Rutgers University, New Brunswick (1989).

    Google Scholar 

  2. J. Bruck and R. Smolensky, Polynomial Threshold Functions, AC0Functions and Spectral Norms, Tech. Rept. RJ 7140 (67387) 11/15/89, IBM San Jose, CA (1989).

    Google Scholar 

  3. A. K. Chandra, L. Stockmeyer, and U. Vishkin, Constant Depth Reducibility, SIAM J. Comput. 13 (1984) 423–439.

    Google Scholar 

  4. M. Furst, J. B. Saxe, and M. Sipser, Parity, Circuits, and the Polynomial-Time Hierarchy, Mathematical Systems Theory 17 (1984) 13–27.

    Google Scholar 

  5. A. Hajnal, W. Maass, P. Pudlak, M. Szegedy, and G. Turan, Threshold Circuits of Bounded Depth, Proc. 28. IEEE Symp. on Foundations of Computer Science (1987) 99–110.

    Google Scholar 

  6. S. T. Hu, Threshold Logic, University of California Press, Berkeley, 1965.

    Google Scholar 

  7. S. Muroga, Threshold Logic and Its Applications, John Wiley, New York, 1971.

    Google Scholar 

  8. I. Parberry and G. Schnitger, Parallel Computation with Threshold Functions, J. Comput. System Sci. 36 (1988) 278–302.

    Google Scholar 

  9. A. A. Razborov, Lower Bounds on the Size of Bounded-Depth Networks over the Basis {∧,⊕}, Tech. Rept., Moscow State Univ. (1986).

    Google Scholar 

  10. K.-Y. Siu and J. Bruck, On the Dynamic Range of Linear Threshold Functions, Tech. Rept. RJ 7237 (68004) 1/4/90, IBM, San Jose, CA (1990).

    Google Scholar 

  11. I. Wegener, The Complexity of the Parity Function in Unbounded Fan-in, Unbounded Depth Circuits, to appear in Theoretical Computer Science, 1990.

    Google Scholar 

  12. I. Wegener, Unbounded Fan-in Circuits, to appear in Advances in the Theory of Computation and Computational Mathematics, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

L. Budach

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hofmeister, T., Hohberg, W., Köhling, S. (1991). Some notes on threshold circuits, and multiplication in depth 4. In: Budach, L. (eds) Fundamentals of Computation Theory. FCT 1991. Lecture Notes in Computer Science, vol 529. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-54458-5_67

Download citation

  • DOI: https://doi.org/10.1007/3-540-54458-5_67

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-54458-6

  • Online ISBN: 978-3-540-38391-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics