Abstract
This work presents a campaign of fault injection to validate the dependability of a fault tolerant microcomputer system. The system is duplex with cold stand-by sparing, parity detection and a watchdog timer. The faults have been injected on a chip-level VHDL model, using an injection tool designed with this purpose. We have carried out a set of injection experiments (with 3000 injections each), injecting transient and permanent faults of types stuck-at, open-line and indetermination on both the signals and variables of the system, running a workload. We have analysed the pathology of the propagated errors, measured their latency, and calculated both detection and recovery coverage. We have also studied the influence with the fault duration and fault distribution. For instance, system detection coverage (including non-effective faults) is 98% and the system recovery coverage is 95% for short transient faults (0.1 clock cycles).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
J. Clark., D. Pradhan, “Fault Injection. A method for validating computer-system dependability”, IEEE. Computer, June 1995.
J. Arlat, A. Costes, Y. Crouzet, J. Laprie, D. Powel. “Fault Injection and Dependability Evaluation of Fault-Tolerant Systems”. IEEE Transactions on Computers, Vol 42, no.8, pp. 913–923. August 1993.
K. Goswami, K. Iyer, “DEPEND: A simulation-based environment for system level dependability analysis”, Tech. Rep. CRHC-92-11, Center for Reliable and High Performance Computing, University of Illinois (USA) 1991.
G. Choi, K. Iyer, “FOCUS: An experimental environment for fault sensitivity analysis”, IEEE Transactions on Computers, Vol. 41, pp. 1515–1526, Dec. 1992.
P. Folkesson, S. Svensson, J. Karlsson. “A Comparison of simulation-based and scan chain implemented fault injection”. 28th International Symposium on Fault Tolerant Computing (FTCS-28), pp. 284–293. Munich, Germany. June 1998.
J. Clark, D. Pradhan, “REACT: Reliable Architecture Characterization Tool”, Tech. Rep. TR-92-CSE-22, Univ. of Massachusetts, June 1992.
Jenn E., Arlat J., Rimen M., Ohlsson J., Karlsson J. “Fault Injection into VHDL Models: The MEFISTO Tool”, FTCS-24, IEEE, 1994, pp. 66–75.
T. Delong, B. Johnson, Profeta III, “A fault Injection Technique for VHDL Behavioral-Level models”, IEEE Design and Test of Computers, Vol 13, no 4, Winter 1996.
J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J. C. Fabré, J. C. Laprie, E. Martins, D. Powell, “Fault injection for dependability validation: a methodology and some applications”, IEEE Transactions on Software Engineering, Vol.16, pp.166–182, Febrero 1990.
U. Gunneflo, “Physical fault injection for Validation of Dependable Computing Systems and a Fault-Tolerant Computer design for Safety-critical missions”, PhD thesis, Chalmers Univ. Of Technology, Göteborg (Sweden), 1990.
P. Gil, “Sistema Tolerante a Fallos con Procesador de Guardia: Validación mediante Inyección Física de Fallos”, D. Ph. Thesis, Departamento de Ingeniería de Sistemas, Computadores y Automática, Univ. Politécnica de Valencia, September 1992.
J. Karlsson, P. Folkesson, J. Arlat, Y. Crouzet, G. Leber. “Integration and Comparison of Three Physical Fault Injection Techniques”. Predictably Dependable Computer Systems. Chapter V: Fault Injection, pp. 309–329. Springer Verlag, 1995.
R. J. Martínez, P. J. Gil, G. Martín, C. Pérez, J.J. Serrano. “Experimental Validation of High-Speed Fault-Tolerant Systems Using Physical Fault Injection”, in Seventh Dependable Computing for Critical Applications, DCCA’7. IEEE Computer Society Press. Pending of publication. pp.233–249, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gil, D., Martínez, R., Busquets, J.V., Baraza, J.C., Gil, P.J. (1999). Fault Injection into VHDL Models: Experimental Validation of a Fault-Tolerant Microcomputer System. In: Hlavička, J., Maehle, E., Pataricza, A. (eds) Dependable Computing — EDCC-3. EDCC 1999. Lecture Notes in Computer Science, vol 1667. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48254-7_14
Download citation
DOI: https://doi.org/10.1007/3-540-48254-7_14
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66483-3
Online ISBN: 978-3-540-48254-3
eBook Packages: Springer Book Archive