Advertisement

Considering Workload Input Variations in Error Coverage Estimation

  • Peter Folkesson
  • Johan Karlsson
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 1667)

Abstract

The effects of variations in the workload input when estimating error detection coverage using fault injection are investigated. Results from scanchain implemented fault injection experiments using the FIMBUL tool on the Thor microprocessor show that the estimated error non-coverage may vary by more than five percentage units for different workload input sequences. A methodology for predicting error coverage for a particular input sequence based on results from fault injection experiments with another input sequence is presented. The methodology is based on the fact that workload input variations alter the usage of sensitive data and cause different parts of the workload code to be executed different number of times. By using the results from fault injection experiments with a chosen input sequence, the error coverage factors for the different parts of the code and the data are calculated. The error coverage for a particular input sequence is then predicted by means of a weighted sum of these coverage factors. The weight factors are obtained by analysing the execution profile and data usage of the input sequence. Experimental results show that the methodology can identify input sequences with high, medium or low coverage although the accuracy of the predicted values is limited. The results show that the coverage of errors in the data cache is preferably predicted using data usage based prediction while the error coverage for the rest of the CPU is predicted more favourably using execution profile based prediction.

Keywords

Input Sequence Basic Block Data Cache Fault Injection Configuration Data 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    A. Aho, R. Sethi, and J. Ullman, “Compilers: Principles, Techniques and Tools”, Reading, MA: Addison Wesley, 1985.Google Scholar
  2. 2.
    A. Amendola, L. Impagliazzo, P. Marmo, and F. Poli, “Experimental Evaluation of Computer-Based Railway Control Systems”, in Proc. 27th Int. Symp. on Fault-Tolerant Computing (FTCS-27), pp. 380–384, (Seattle, WA, USA) June 1997.Google Scholar
  3. 3.
    C. Constantinescu, “Using multi-stage and stratified sampling for inferring fault-coverage probabilities”, IEEE Transactions on Reliability, 44 (4), pp. 632–639, 1995.CrossRefMathSciNetGoogle Scholar
  4. 4.
    E. Czeck, and D. Siewiorek, “Observations on the Effects of Fault Manifestation as a Function of Workload”, IEEE Transactions on Computers, 41 (5), pp. 559–566, May 1992.CrossRefGoogle Scholar
  5. 5.
    P. Folkesson, S. Svensson, and J. Karlsson, “A Comparison of Simulation Based and Scan Chain Implemented Fault Injection”, in Proc. 28th Int. Symp. on Fault-Tolerant Computing (FTCS-28), pp. 284–293, (Munich, Germany) June 1998.Google Scholar
  6. 6.
    U. Gunneflo, J. Karlsson, and J. Torin, “Evaluation of Error Detection Schemes Using Fault Injection by Heavy-ion Radiation”, in Proc. 19th Int. Symp. Fault-Tolerant Computing (FTCS-19), pp. 340–347, 1989.Google Scholar
  7. 7.
    Test Technology Technical Committee of the IEEE Computer Society, IEEE standard test access port and boundary-scan architecture, USA 1990.Google Scholar
  8. 8.
    R. K. Iyer, “Experimental Evaluation”, in Special Issue of Proc. 25th Int. Symp. on Fault-Tolerant Computing (FTCS-25), Pasadena, CA, USA, 1995.Google Scholar
  9. 9.
    Mahmood A., et al, “Concurrent Error Detection Using Watchdog Processors-A Survey”, Transactions on Computers, vol. 37, No. 2, February 1988, pp. 160–174.CrossRefGoogle Scholar
  10. 10.
    Saab Ericsson Space AB, Microprocessor Thor, Product Information, September 1993.Google Scholar
  11. 11.
    Saab Ericsson Space AB, Workstation Board Specification, Doc. no. TOR/TNOT/0015/SE, February 1993.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1999

Authors and Affiliations

  • Peter Folkesson
    • 1
  • Johan Karlsson
    • 1
  1. 1.Laboratory for Dependable Computing, Department of Computer EngineeringChalmers University of TechnologyGöteborgSweden

Personalised recommendations