Abstract
At the first ICVS, we presented SA-C (“sassy”), a singleassignment variant of the C programming language designed to exploit both coarse-grain and fine-grain parallelism in computer vision and image processing applications. This paper presents a new optimizing compiler that maps SA-C source code onto field programmable gate array (FPGA) configurations. The compiler allows programmers to exploit FPGAs as inexpensive and massively parallel processors by writing high-level source code rather than hardware-level circuit designs. We present several examples of simple image-based programs and the optimizations that are automatically applied to them during compilation, and compare their performance on FPGAs and Pentiums of similar ages. From this, we determine what types of applications benefit from current FPGA technology, and conclude with some speculations on the future development of FPGAs and their expanding role in computer vision systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
DeHon, A., The Density Advantage of Reconfigurable Computing. IEEE Computer, 2000. 33(4): p. 41–49.
Benedetti, A. and P. Perona. Real-time 2-D Feature Detection on a Reconfigurable Computer. in IEEE Conference on Computer Vision and Pattern Recognition. 1998. Santa Barbara, CA: IEEE Press.
Woodfill, J. and B.v. Herzen. Real-Time Stereo Vision on the PARTS Reconfigurable Computer. in IEEE Symposium on Field-Programmable Custom Computing Machines. 1997. Napa, CA: IEEE Press.
Benitez, D. and J. Cabrera. Reactive Computer Vision System with Reconfigurable Architecture. in International Conference on Vision Systems. 1999. Las Palmas de Gran Canaria: Springer.
Hartenstein, R.W., et al. A Reconfigurable Machine for Applications in Image and Video Compression. in Conference on Compression Technologies and Standards for Image and Video Compression. 1995. Amsterdam.
Eldredge, J.G. and B.L. Hutchings. RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs. in IEEE International Conference on Neural Networks. 1994. Orlando, FL.
Hammes, J.P., B.A. Draper, and A.P.W. Böhm. Sassy: A Language and Optimizing Compiler for Image Processing on Reconfigurable Computing Systems. in International Conference on Vision Systems. 1999. Las Palmas de Gran Canaria, Spain: Springer.
Dennis, J.B., The evolution of’ static’ dataflow architecture, in Advanced Topics in Data-Flow Computing, J.L. Gaudiot and L. Bic, Editors. 1991, Prentice-Hall.
Parhami, B., Computer Arithmetic: Algorithms and Hardware Designs. 2000, New York: Oxford University Press.
Raney, S.D., et al. ARAGTAP ATR system overview. in Theater Missile Defense 1993 National Fire Control Symposium. 1993. Boulder, CO.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Draper, B.A. et al. (2001). Compiling SA-C Programs to FPGAs: Performance Results. In: Schiele, B., Sagerer, G. (eds) Computer Vision Systems. ICVS 2001. Lecture Notes in Computer Science, vol 2095. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-48222-9_15
Download citation
DOI: https://doi.org/10.1007/3-540-48222-9_15
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42285-3
Online ISBN: 978-3-540-48222-2
eBook Packages: Springer Book Archive