Systematic Generation of Executing Programs for Processor Elements in Parallel ASIC or FPGA-Based Systems and Their Transformation into VHDL-Descriptions of Processor Element Control Units

  • Oleg Maslennikov
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2328)


In this paper, a method for the systematic generation of executing programs for processor element of parallel ASIC or FPGA-based systems like processor arrays is proposed. In this method, each processor element of an array has separate control unit and is controlled in an autonomous way, based on the executing program received from the host computer before computations. This method allows also to derive the VHDL-description of all processor element control units in the behavioral style.


Control Unit Field Programmable Gate Array Dependence Graph Loop Nest Processor Array 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Banerjee, U.: An introduction to a formal theory of dependence analysis. J. Super-comput., Vol. 2, (1988) 133–149.CrossRefGoogle Scholar
  2. 2.
    Darte, A., Robert, Y.: Mapping uniform loop nests onto distributed memory architectures. Parallel Computing, Vol. 20, (1994) 679–710.zbMATHCrossRefGoogle Scholar
  3. 3.
    Kung, S.Y.: VLSI Array Processors, Prentice Hall, Englewood Cliffs, (1988).Google Scholar
  4. 4.
    Wyrzykowski, R., Kanevski, J., Maslennikov, O.: Mapping recursive algorithms into processor arrays. Int. Workshop Parallel Numerics’94, Smolenice (Slovakia), (1994) 169–191.Google Scholar
  5. 5.
    Wyrzykowski, R., Kanevski, J., Maslennikov, O.: A method for deriving dependence graphs of recursive algorithms for processor array designs. Proc. Int. Workshop Parallel Numerics’95, Sorrento (Italy), (1995) 263–280.Google Scholar
  6. 6.
    Goslin, G.R.,: A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance. Xilinx, Inc., (1995).Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Oleg Maslennikov
    • 1
  1. 1.Technical University of KoszalinKoszalinPoland

Personalised recommendations