Abstract
Dynamically reconfigurable systems have benefited from a new class of FPGAs recently introduced into the market, which allow partial and dynamic reconfiguration at run-time, enabling multiple independent functions from different applications to share the same device, swapping resources as needed. When the sequence of tasks to be performed is not predictable, resource allocation decisions have to be made on-line, fragmenting the FPGA logic space. A rearrangement may be necessary to get enough contiguous space to efficiently implement incoming functions, to avoid spreading their components and, as a result, degrading their performance. This paper presents a novel active replication mechanism for configurable logic blocks (CLBs), able to implement on-line rearrangements, defragmenting the available FPGA resources without disturbing those functions that are currently running.
This work is supported by the Portuguese Foundation for Science and Technology (FCT), under contract POCTI/33842/ESE/2000.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Cardoso, J. M. P, Neto, H. C.: An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs. Proc. of the 10th Intl. Conf. on Very Large Scale Integration, Lisbon, Portugal, 1999, pp. 485–496.
Maestre, R., Kurdahi, F. J., Hermida, R., Bagherzadeh, N., Singh, H., A Formal Approach to Context Scheduling for Multicontext Reconfigurable Architectures. IEEE Transactions on Very Large Scale Integration Systems, Vol. 9, No. 1, February 2001, pp. 173–185.
Sanchez-Elez, M., Fernandez, M., Maestre, R., Hermida, R., Bagherzadeh, N., Kurdahi, F. J.: A Complete Data Scheduler for Multi-Context Reconfigurable Architectures. Proc. of the Design, Automation and Test in Europe, Paris, France, 2002, pp. 547–552.
Diessel, O., ElGindy, H., Middendorf, M., Schmeck, H., Schmidt, B.: Dynamic scheduling of tasks on partially reconfigurable FPGAs. IEE Proc.-Computer Digital Technology, Vol. 147, No. 3, May 2000, pp. 181–188.
Vasilko, M.: DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems. Proc. of the 9th International Workshop on Field-Programmable Logic and Applications, Glasgow, Scotland, 1999, pp.124–133.
Teich, M., Fekete, S., Schepers, J.: Compile-time optimization of dynamic hardware reconfigurations. Proc. of the Intl. Conf. on Parallel and Distributed Processing Techniques and Applications, Las Vegas, USA, 1999.
Gericota, M. G., Alves, G. R., Silva, M. L., Ferreira, J. M.: Dynamic Replication: The Core of a Truly Non-Intrusive SRAM-based FPGA Structural Concurrent Test Methodology. 33rd IEEE Latin-American Test Workshop Digest of Papers, Montevideo, Uruguay, 2002, pp. 70–75.
Huang, W., McCluskey, E. J.: A Memory Coherence Technique for Online Transient Error Recovery of FPGA Configurations. Proc. of the 9th ACM Int. Symposium on Field-Programmable Gate Arrays, Monterey, California, 2001, pp. 183–192.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gericota, M.G., Alves, G.R., Silva, M.L., Ferreira, J.M. (2002). On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_32
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_32
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive