Skip to main content

Evolutionary Techniques for Minimizing Test Signals Application Time

  • Conference paper
  • First Online:
  • 700 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2279))

Abstract

Reducing production-test application time is a key problem for modern industries. Several different hardware solutions have been proposed in the literature to ease such process. However, each hardware architecture must be coupled with an effective test signals generation algorithm. This paper propose an evolutionary approach for minimizing the application time of a test set by opportunely extending it and exploiting a new hardware architecture, named interleaved scan. The peculiarities of the problem suggest the use of a slightly modified genetic algorithm with concurrent populations. Experimental results show the effectiveness of the approach against the traditional ones.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. F. Corno, M. Sonza Reorda, G. Squillero, “RT-Level ITC 99 Benchmarks and First ATPG Results,” IEEE Design & Test, Special issue on Benchmarking for Design and Test, July–August 2000, pp. 44–53

    Google Scholar 

  2. R. Drechsler, “Evolutionary Algorithms for Computer Aided Design of Integrated Circuits”, International Symposium on IC Technologies, Systems and Applications, pp. 302–311, 1997

    Google Scholar 

  3. M. L. Bushnell, V. D. Agrawall, Essentials of Electronic Testing for Digital, Memory & Mixed Signals VLSI Circuits, Kluwer Academic Publishing, 2000

    Google Scholar 

  4. F. Corno, M. Sonza Reorda, G. Squillero, “An Evolutionary Algorithm for Reducing Integrated-Circuit Test Application Time”, to appear in SAC2002: Symposium of Applied Computing, Madrid 2002

    Google Scholar 

  5. F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, “ARPIA: a High-Level Evolutionary Test Signal Generator” EvoIASP 2001: 3rd European Workshop on Evolutionary Computation applications to Image Analysis and Signal Processing, Como (Italy), April 20,2001

    Google Scholar 

  6. F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, R. Mosca, “Advanced Techniques for GA-based sequential ATPGs”, IEEE Design & Test Conference, Paris (F), March 1996

    Google Scholar 

  7. E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning, Addison-Wesley, 1989

    Google Scholar 

  8. F. Corno, M. Sonza Reorda, G. Squillero, “RT-Level ITC 99 Benchmarks and First ATPG Results”, IEEE Design & Test-Special issue on Benchmarking for Design and Test, 2000, pp. 44–53

    Google Scholar 

  9. M. Sebag, M., Schoenauer, “A Society of Hill Climbers”, ICEC’97: 4th IEEE International Conference on Evolutionary Computation, Indiana, 1997

    Google Scholar 

  10. S. Forrest, M. Mitchell, “Relative building-block fitness and the building-block hypothesis”, Foundations of Genetic Algorithms 2, 1992, pp. 109–126

    Google Scholar 

  11. A. Wu, R. K. Lindsay, “Empirical studies of the genetic algorithm with non-coding segments”, Evolutionary Computation, 3(2), 1995

    Google Scholar 

  12. A. S. Wu, R. K. Lindsay, R. L. Riolo, “Empirical observations on the roles of crossover and mutation”, Proceedings of the 7th International Conference on Genetic Algorithms, 1997, pp. 362–269.

    Google Scholar 

  13. S. A. Kauffman, “Adaptation on rugged fitness landscapes”, Lectures in the Sciences of Complexity, vol. 1, pages 527–618, Addison-Wesley, 1989

    Google Scholar 

  14. F. Brglez, D. Bryant, K. Kozminski, “Combinational profiles of sequential benchmark circuits,” Proceedings International Symposium on Circuits and Systems, 1989, pp. 1929–1934

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Corno, F., Sonza Reorda, M., Squillero, G. (2002). Evolutionary Techniques for Minimizing Test Signals Application Time. In: Cagnoni, S., Gottlieb, J., Hart, E., Middendorf, M., Raidl, G.R. (eds) Applications of Evolutionary Computing. EvoWorkshops 2002. Lecture Notes in Computer Science, vol 2279. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46004-7_19

Download citation

  • DOI: https://doi.org/10.1007/3-540-46004-7_19

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-43432-0

  • Online ISBN: 978-3-540-46004-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics