Skip to main content
SpringerLink
Log in
Book cover

International Workshop on Embedded Computer Systems

SAMOS 2001: Embedded Processor Design Challenges pp 1–17Cite as

Consistency Analysis of Reconfigurable Dataflow Specifications

  • Chapter
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2268))

Abstract

Parameterized dataflow is a meta-modeling approach for incorporating dynamic reconfiguration capabilities into broad classes of dataflow-based design frameworks for digital signal processing (DSP). Through a novel formalization of dataflow parameterization, and a disciplined approach to specifying parameter reconfiguration, the parameterized dataflow framework provides for automated synthesis of robust and efficient embedded software. Central to these synthesis objectives is the formulation and analysis of consistency in parameterized dataflow specifications. Consistency analysis of reconfigurable specifications is particularly challenging due to their inherently dynamic behavior. This paper presents a novel framework, based on a concept of local synchrony, for managing consistency when synthesizing implementations from dynamically-reconfigurable, parameterized dataflow graphs.

This research was sponsored by the U. S. National Science Foundation under Grant #9734275.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. B. Bhattacharya and S. S. Bhattacharyya. Parameterized dataflow modeling of DSP systems. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pages 1948–1951, June 2000.

    Google Scholar 

  2. B. Bhattacharya and S. S. Bhattacharyya. Quasi-static scheduling of reconfigurable dataflow graphs for DSP systems. In Proceedings of the International Workshop on Rapid System Prototyping, pages 84–89, June 2000.

    Google Scholar 

  3. S. S. Bhattacharyya, R. Leupers, and P. Marwedel. Software synthesis and code generation for DSP. IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, 47(9):849–875, September 2000.

    Article  Google Scholar 

  4. G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete. Cyclo-static dataflow. IEEE Transactions on Signal Processing, 44(2):397–408, February 1996.

    Article  Google Scholar 

  5. J. T. Buck, and R. Vaidyanathan, “Heterogeneous Modeling and Simulation of Embedded Systems in El Greco,” Proceedings of the International Workshop on Hardware/Software Codesign, May 2000.

    Google Scholar 

  6. J. T. Buck and E. A. Lee. Scheduling dynamic dataflow graphs using the token flow model. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, April 1993.

    Google Scholar 

  7. N. Chandrachoodan, S. S. Bhattacharyya, and K. J. R. Liu. An efficient timing model for hardware implementation of multirate dataflow graphs. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, Salt Lake City, Utah, May 2001.

    Google Scholar 

  8. N. Cossement, R. Lauwereins, and F. Catthoor. DF*: An extension of synchronous dataflow with data dependency and non-determinism. In Proceedings of the Forum on Design Languages, September 2000.

    Google Scholar 

  9. A. Girault, B. Lee, and E. A. Lee. Hierarchical finite state machines with multiple concurrency models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(6):742–760, June 1999.

    Article  Google Scholar 

  10. S. Haykin, Adaptive Filter Theory, 3rd edition, Prentice Hall Information and System Sciences Series, 1996.

    Google Scholar 

  11. E.A. Lee, “Consistency in Dataflow Graphs,” IEEE Transactions on Parallel and Distributed Systems, 2(2), April 1991.

    Google Scholar 

  12. E. A. Lee and D. G. Messerschmitt. Synchronous dataflow. Proceedings of the IEEE, 75(9):1235–1245, September 1987.

    Google Scholar 

  13. A. Kerihuel, R. McConnell, and S. Rajopadhye. VSDF: Synchronous data flow for VLSI. Technical Report 843, Institut de Recherche en Informatique et Systémes Aléatoires (IRISA), 1994.

    Google Scholar 

  14. M. Pankert, O. Mauss, S. Ritz, and H. Meyr, “Dynamic Data Flow and Control Flow in High Level DSP Code Synthesis,” Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, April 1994.

    Google Scholar 

  15. C. Park, J. Chung, and S. Ha. Efficient dataflow representation of MPEG-1 audio (layer iii) decoder algorithm with controlled global states. In Proceedings of the IEEE Workshop on Signal Processing Systems, 1999.

    Google Scholar 

  16. S. Ritz, M. Pankert, and H. Meyr, “Optimum vectorization of scalable synchronous dataflow graphs,” Proceedings of the International Conference on Application—Specific Array Processors, October 1993.

    Google Scholar 

  17. L. Thiele, K. Strehl, D. Ziegenbein, R. Ernst, and J. Teich, “FunState—an internal representation for codesign,” Proceedings of the International Conference on Computer-Aided Design, November 1999.

    Google Scholar 

  18. P. Wauters, M. Engels, R. Lauwereins, and J. A. Peperstraete. Cyclo-dynamic dataflow. In EUROMICRO Workshop on Parallel and Distributed Processing, January 1996.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Cadence Design Systems, 95134, San Jose, CA

    Bishnupriya Bhattacharya

  2. Department of Electrical and Computer Engineering, and Institute for Advanced Computer Studies, University of Maryland, 20742, College Park, MD, USA

    Shuvra S. Bhattacharyya

Authors
  1. Bishnupriya Bhattacharya
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Shuvra S. Bhattacharyya
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Niels Bohr Weg 1, 2333, Leiden, CA, The Netherlands

    Ed F. Deprettere

  2. Computer Engineering Laboratory (DATE) Department of Electrical Engineering and Information Technology, University of Paderborn, Warburger Str.100, 33100, Paderborn, Germany

    Jürgen Teich

  3. Computer Engineering Laboratory Electrical Engineering Department, ITS, Delft University of Technology, Mekelweg 4, 2628, CD Delft, The Netherlands

    Stamatis Vassiliadis

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Bhattacharya, B., Bhattacharyya, S.S. (2002). Consistency Analysis of Reconfigurable Dataflow Specifications. In: Deprettere, E.F., Teich, J., Vassiliadis, S. (eds) Embedded Processor Design Challenges. SAMOS 2001. Lecture Notes in Computer Science, vol 2268. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45874-3_1

Download citation

  • DOI: https://doi.org/10.1007/3-540-45874-3_1

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-43322-4

  • Online ISBN: 978-3-540-45874-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation