Automatic Production of Globally Asynchronous Locally Synchronous Systems

  • Alain Girault
  • Clément Ménier
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2491)


Globally Asynchronous Locally Synchronous (GALS) systems are popular both in software and hardware for specifying and producing embedded systems as well as electronic circuits. In this paper, we propose a method for obtaining automatically a GALS system from a centralised synchronous circuit. We focus on an algorithm that takes as input a program whose control structure is a synchronous sequential circuit and some distribution specifications given by the user, and gives as output the distributed program matching the distribution specifications. Since the obtained programs communicate with each other through asynchronous FIFO queues, the resulting distributed system is indeed a GALS system. We also sketch a correctness proof for our distribution algorithm, and we present how our method can be used to achieve hardware/ software codesign.


Globally synchronous-locally asynchronous (GALS) automatic distribution distributed architectures synchronous circuits asynchronous communications hardware/software codesign 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic, June 1997.Google Scholar
  2. 2.
    G. Berry. Esterel on hardware. Philosophical Transaction Royal Society of London 339:87–104, 1992.CrossRefGoogle Scholar
  3. 3.
    G. Berry. The foundations of Esterel. In G. Plotkin, C. Stirling, and M. Tofte, editors, Proof, Language, and Interaction: Essays in Honour of Robin Milner, pages 425–454. MIT Press, 2000.Google Scholar
  4. 4.
    G. Berry and E. Sentovich. An implementation of constructive synchronous constructive programs in Polis. Formal Methods in Systems Design, 17(2):165–191, October 2000.Google Scholar
  5. 5.
    B. Caillaud, P. Caspi, A. Girault, and C. Jard. Distributing automata for asynchronous networks of processors. European Journal of Automation (RAIRO-APIIJESA), 31(3):503–524, 1997. Research Report Inria 2341.Google Scholar
  6. 6.
    P. Caspi, A. Girault, and D. Pilaud. Automatic distribution of reactive systems for asynchronous networks of processors. IEEE Trans. on Software Engineering, 25(3):416–427, May/June 1999.Google Scholar
  7. 7.
    D.M. Chapiro. Globally Asynchronous Locally Synchronous Systems. PhD Thesis, Stanford University, October 1984.Google Scholar
  8. 8.
    M. Clerbout and M. Latteux. Semi-commutations. Information and Computation, 73:59–74, 1987.zbMATHCrossRefMathSciNetGoogle Scholar
  9. 9.
    A. Dinning. A survey of synchronization methods for parallel computers. IEEE Computer, pages 66–76, July 1989.Google Scholar
  10. 10.
    A. Girault and G. Berry. Circuit generation and verification of Esterel programs. In IEEE International Symposium on Signals, Circuits, and Systems, SCS’99, pages 85–89, Iasi, Romania, July 1999. “Gh. Asachi” Publishing.Google Scholar
  11. 11.
    R. Gupta, S. Pande, K. Psarris, and V. Sarkar. Compilation techniques for parallel systems. Parallel Computing, 25(13):1741–1783, 1999.CrossRefGoogle Scholar
  12. 12.
    A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist. Lowering power consumption in clock by using globally asynchronous locally synchronous design style. In 36th ACM/IEEE Design Automation Conference, DAC’99, pages 873–878, New Orleans, USA, June 1999.Google Scholar
  13. 13.
    J. Muttersbach, T. Villiger, and W. Fichtner. Practical design of globally asynchronous locally synchronous systems. In Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, ASYNC’00, Eilat, Israel, April 2000. IEEE.Google Scholar
  14. 14.
    T. Shiple, G. Berry, and H. Touati. Constructive analysis of cyclic circuits. In European Design and Test Conference, pages 328–333, Paris, France, March 1996.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Alain Girault
    • 1
  • Clément Ménier
    • 2
  1. 1.Bip projectInria Rhône-AlpesSaint-IsmierFrance
  2. 2.ENS LyonLyon Cedex 07France

Personalised recommendations