Design and Codesign of Neuro-fuzzy Hardware

  • L. M. Reyneri
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2085)


This paper presents an annotated overview of existing hardware implementations of artificial neural and fuzzy systems and points out limitation, advantages and drawbacks of analog, digital, pulse stream (spiking) and other techniques. The paper also analyzes hardware performance parameters and tradeoffs, and the bottlenecks intrinsic in several implementation methodologies.


Fuzzy System Digital Circuit Chip Size Wavelet Network Digital Implementation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    L.M. Reyneri, “Unification of Neural and Wavelet Networks and Fuzzy Systems”, in IEEE Trans. on Neural Networks, Vol. 10, no. 4, July 1999, pp. 801–814.CrossRefGoogle Scholar
  2. 2.
    N.H. Weste, K. Eshraghian, “Principles of CMOS VLSI Design: A System Perspective”, Addison Wesley (NY), 1992, ISBN 0-2012-53376-6.Google Scholar
  3. 3.
    R.Gregorian, G.C. Themes, “Analog MOS Integrated Circuits”, Wiley and sons, NY, 1986.Google Scholar
  4. 4.
    C. Mead, “Analog VLSI and Neural Systems”, Addison Wesley, NY, 1989, ISBN 0-201-05992-4.Google Scholar
  5. 5.
    L.M. Reyneri, M. Chiaberge, L. Lavagno, B. Pino, E. Miranda, “Simulink-based HW/SW Codesign of Embedded Neuro-Fuzzy Systems”, in Int'l Journal of Neural Systems, Vol. 10, no. 3, June 2000, pp. 211–226.Google Scholar
  6. 6.
    R. Coggins, M. Jabri, B. Flower, S.Pickard, “A Low Power Network for On-Line Diagnosis of Heart Patients”, in IEEE MICRO, Vol. 15, no. 3, June 1995, pp. 18–25.CrossRefGoogle Scholar
  7. 7.
    J. Kramer, R. Sarpeshkar, C. Koch, “Pulse-Based Analog VLSI Velocity Sensor”, in IEEE Trans. Circuits and Systems-II, Vol. 44, no. 2, February 1997, pp. 86–99.CrossRefGoogle Scholar
  8. 8.
    E.C. Mos, J.J.L. Hoppenbrouwers, M.T. Hill, M.W. Blum, J.J.H.B. Schleipen, H. de Walt, “Optical Neuron by Use of a Laser Diode with Injection Seeding and External Optical Feedback”, in IEEE Trans. Neural Networks, Vol. 11, no. 4, July 2000, pp. 988–996.CrossRefGoogle Scholar
  9. 9.
    M.J. Wilcox, D.C. Thelen, “A Retina with Parallel Input and Pulsed Output, Extracting High-Resolution Information”, in IEEE Trans. Neural Networks, Vol. 10, no. 3, May 1999, pp. 574–583.CrossRefGoogle Scholar
  10. 10.
    K. Bohanen, “Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events”, in IEEE Trans. Circuits and Systems-II, Vol. 47, no. 5, May 2000, pp. 416–433.CrossRefGoogle Scholar
  11. 11.
    G. Indiveri, “Neuromorphic Analog VLSI Sensor for Visual Tracking: Circuits and Application Examples”, in IEEE Trans. Circuits and Systems-II, Vol. 46, no. 11, November 1999, pp. 1337–1347.CrossRefGoogle Scholar
  12. 12.
    J. Lazzaro, J. Wawrzynek, A. Kramer, “Systems Technologies for Silicon Auditory Models”, in IEEE MICRO, Vol. 14, no. 3, June 1994, pp. 7–15.CrossRefGoogle Scholar
  13. 13.
    S. Jones, R. Meddis, S.C. Lim, A.R. Temple, “Toward a Digital Neuromorphic Pitch Extraction System”, in IEEE Trans. Neural Networks, Vol. 11, no. 4, July 2000, pp. 979–987.CrossRefGoogle Scholar
  14. 14.
    M. Chiaberge, E. Miranda Sologuren, L.M. Reyneri, “A Pulse Stream System for Low Power Neuro-Fuzzy Computation”, on IEEE Trans. on Circuits and Systems-I, Vol. 42, no. 11, November 1995, pp. 946–954.CrossRefGoogle Scholar
  15. 15.
    L.M. Reyneri, “On the Performance of Pulsed and Spiking Neurons”, in Analog Integrated Circuits and Signal Processing, 2000 (to be published).Google Scholar
  16. 16.
    P.J. Edwards, A.F. Murray, “Fault Tolerance via Weight Noise in Analog VLSI Implementations of MLP’s-A case Study with EPSILON”, in IEEE Trans. Circuits and Systems-II, Vol. 45, no. 9, September 1998, pp. 1255–1262.CrossRefGoogle Scholar
  17. 17.
    L.M. Reynerie E. Filippi, “An Analysis on the Performance of Silicon Implementations of Back-propagation Algorithms for Artificial Neural Networks”, on IEEE Transactions on Computers, Vol. 40, no. 12, December 1991, pp. 1380–1389.CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • L. M. Reyneri
    • 1
  1. 1.Dipartimento di ElettronicaPolitecnico di TorinoTORINOITALY

Personalised recommendations