Skip to main content
SpringerLink
Log in
Book cover

International Workshop on Power and Timing Modeling, Optimization and Simulation

PATMOS 2002: Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation pp 458–467Cite as

Probabilistic Power Estimation for Digital Signal Processing Architectures

  • Conference paper
  • First Online:

  • 941 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2451))

Abstract

A method for estimating the power on architecture-level is described. Originally based on simulations with data sequences, the method is extended by an simulation-free approach. The statistical properties required for the underlying Dual-Bit-Type model are propagated through the circuit. The necessary computation formulas are presented. For both approaches, the model accuracy for base modules as for signal processing applications is comparably low.

The work presented is supported by the German Research Foundation, Deutsche Forschungsgemeinschaft (DFG), within the research initiative “VIVA” under contract number PI 169/14.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. W.-H. Chen, H. Smith, and S. C. Fralick. A fast computational algorithm for the discrete cosine transform. IEEE Transactions on Communications, 25(9):1004–1009, Sept. 1977.

    Article  MATH  Google Scholar 

  2. A. Freimann. Framework for high-level power estimation. In D. Soudris, P. Pirsch, and E. Barke, editors, Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation (PATMOS), 10th InternationalWorkshop, volume 1918 of Lecture Notes in Computer Science, pages 56–65, Heidelberg, Sept. 2000. Springer Verlag.

    Google Scholar 

  3. S. Gupta and F. N. Najm. Power modeling for high level power estimation. In ACM/IEEE Design Automation Conference, pages 365–370, 1997.

    Google Scholar 

  4. P. E. Landman and J. M. Rabaey. Architectural power analysis: The dual bit type method. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3(2):173–187, June 1995.

    Article  Google Scholar 

  5. C. Loeffler, A. Ligtenberg, and G. S. Moschytz. Practical fast 1-d dct algorithms with 11 multiplications. In IEEE International Conference on Acoustics, Speech, and Signal Processing, volume II, pages 988–991, 1989.

    Google Scholar 

  6. Synopsys, Inc. DesignWare Foundation Quick Reference Guide, V2000.11, 2000.

    Google Scholar 

  7. J. Zhang and N.W. Bergmann. A new 8X8 fast dct algorithm for image compression. In IEEE Workshop on Visual Signal Processing and Communications, pages 57–60, Sept. 1993.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institut für Mikroelektronische Schaltungen und Systeme, Universität Hannover, Germany

    Achim Freimann

Authors
  1. Achim Freimann
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Ecole d’Ingénieurs du Canton de Vaud Microelectronics and Systems Institute, Digital Communications Team, Swiss University of Applied Science, Rue de Galilée 15, 1400, Yverdon, Switzerland

    Bertrand Hochet

  2. Instituto de Microelectrónica de Sevilla-CNM-CSIC Departamento do Diseño Digital Departamento de Electrónica y Electromagnetismo Departamento de Tecnología Electrónica, Universidad de Sevilla, Avda. Reina Mercedes, s/n. Edif. CICA

    Antonio J. Acosta  & Manuel J. Bellido  & 

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Freimann, A. (2002). Probabilistic Power Estimation for Digital Signal Processing Architectures. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_46

Download citation

  • DOI: https://doi.org/10.1007/3-540-45716-X_46

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44143-4

  • Online ISBN: 978-3-540-45716-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation