Abstract
This contribution presents a method to obtain current estimations at the logic level. This method uses a simple current model and a current curve generation algorithm that is implemented as an attached module to a logic simulator under development called HALOTIS. The implementation is aimed at efficiency and overall estimations, making it suitable to switching noise evaluation and current peaks localisation. Simulation results and comparison to HSPICE confirm the usefulness and efficiency of the approach.
This work has been partially supported by the MCYT MODEL project TIC 2000- 1350 and MCYT VERDI project TIC 2002-2283 of the Spanish Government.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Brandt, B.P., Wooley, B.A.: A 50-MHz Multibit Sigma-Delta Modulator for 12-b 2-MHz A/D Conversion IEEE Journal of Solid-State Circuits 26(12) (December 1991) 1746–1756
Allstot, D.J., Chee, S., Kiaie, S., SHrivastawa: Folded Source-coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs’ IEEE Tr. on Circuits and Systems-I 40(9) (September 1993) 553–563
Gonzalez, J.L., Rubio, A.: Low Delta-I noise CMOS Circuits Based on Differential Logic and Current Limiters IEEE Transactions on Circuits and Systems I 46(7) (July 1999) 872–876
Acosta, A.J., Parra, P., Valencia, P.: Reduction of Switching Noise in Digital CMOS Circuits by pin swapping of Library Cells. Power and Timing Modeling, Optimization PATMOS’2001 25(6) (December 1990) 1588–1590
Aragones, X., Gonzalez, J.L., Rubio, A.: Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, (1999)
Heijningen, M., Badaroglu, M., Donnay, S., Engels, M., Bolsens, I.: High-Level Simulation of Substrate Noise Generation Including Power Supply Noise Coupling. 37th Design Automation Conference (DAC), Los Angeles (USA), (June 2000)
Ruiz-de-Clavijo, P., Juan, J., Bellido, M. J., Acosta, A. J., Valencia, M.: HALOTIS: High Accuracy Logic Timing Simulator with Inertial and Degradation Delay Model. Design, Automation and Test in Europe (DATE) Conference and Exhibition, Munich (Germany), (March 2001)
Bellido-Diaz, M. J., Juan-Chico, J., Acosta, A. J., Valencia, M., Huertas, J. L.: Logical modelling of delay degradation effect in static CMOS gates. IEE Proc. Circuits Devices and Systems 147(2) (April 2000) 107–117
Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Inertial and degradation delay model for CMOS logic gates. In Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, (May 2000) I-459–462
Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.: Degradation delay model extension to CMOS gates. In Proc. Power and Timing Modelling, Optimization and Simulation (PATMOS) (September 2000) 149–158
Juan-Chico, J., Bellido, M. J., Ruiz-de-Clavijo, P., Baena, C., Valencia, M.: AUTODDM: AUTOmatic characterization tool for the Delay Degradation Model. In Proc. 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Malta, (September 2001) 1631–1634
Baena, C., Juan-Chico, J., Bellido M.J., Ruiz-de-Clavijo P., Jimenez, C.J., Valencia, M.: Simulation-driven switching activity evaluation of CMOS digital circuits. In Proc. XVI Conference on Design of Circuits and Integrated Systems (DCIS), Porto, (November 2001) 608–612
Unger, S.H.: The Essence of Logic Circuits. Prentice-Hall International, Inc. 1989.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ruiz-de-Clavijo, P., Juan, J., Bellido, M.J., Millán, A., Guerrero, D. (2002). Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_40
Download citation
DOI: https://doi.org/10.1007/3-540-45716-X_40
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44143-4
Online ISBN: 978-3-540-45716-9
eBook Packages: Springer Book Archive