Abstract
We propose a new survival architecture that analyzes a network environment and decides the classification of the faults through the packet flow for network processors. The proposed architecture recognizes the unusual state in the network when the packet, which is the input of a network processor, can not be transmitted for a while. The network processor with the abnormality of the packet transmission detection generates a test packet so as to report the abnormality and to collect the information for the analysis of the source and the classification of the faults. According to this process, the proposed architecture derives the cause of the fault and the solution. Finally, the stability of the packet process is increased because the viability of the network processor is increased.
This work was supported by Ministry of Commerce, Industry and Energy, Republic of Korea.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
MENZILCIOGLU, O., etc: Nectar CAB: A high-speed network processor. Proceedings of IEEE International Joint Conference on Neural Networks (1991) 580–515
PALMER, R.P., etc: An architecture for appliation specific neural network processors. Computing and Control Engineering Journal (Dec. 1994) 260–264
XIAONING NIE, etc: A new network processor architecture for high-speed communications. IEEE Workshop on Signal Processing Systems (1999) 548–557
MEMIK, G., etc: NetBench: A benchmarking suite for network processors. Proceedings of IEEE/ACM International Conference on Computer Aided Design (2001) 39–42
WILLIAMS, J.:Architectures for network processing. Proceedings of Technical Papers on VLSI Technology, Systems, and Applications (2001) 61–64
KARIM, F., etc: On-chip communication architecture for OC-768 network processors. Proceedings of Design Automation Conference (2001) 678–683
DASGUPTA, S., etc: An enhancement to LSSD and some applications of LSSD in reliability, availability and serviceability. Proceedings of IEEE International Symposium on Fault-Tolerant Computing (1981) 32–34
GEPPERT, L.: The new chips on the block [network processors]—. IEEE Spectrum (Jan. 2001) 66–68
PAULIN, P.G., etc: Network processors: a perspective on market requirements, processor architectures and embedded S/W tools. Proceedings of Conference and Exhibition on Design, Automation and Test in Europe (2001) 420–427
AGRAWAL, V., etc: A Tutorial on Built-In Self-Test Part I:Principles. IEEE Design and Test of Computers (1993) 73–82 446–452
BUTT, H.H.:ASIC DFT techniques and benefits. Proceedings of IEEE ASIC Conference and Exhibition (1993) 46–53
Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science 1259. Springer-Verlag (1997)
XIN YAO, etc: Promises and Challenges of Evolvable Hardware. IEEE Transactions on Systems, Man, and Cybernetics-Part C: Applications and Reviews (1999) 87–97
PATT, Y.:Requirements, Bottlenecks, and good fortune: agents for microprocessor evolution. Proceedings of the IEEE (2001) 1553–1559
NISBET, R., etc: The evolution of network-based corporate networks. Proceedings of Computer, Communication, Control and Power Engineering (1993) 471–474
CRINKS, R.A., etc: Evolution of network architectures. Proceedings of Military Communications Conference (2000) 1204–1208
WANG, Y.H., etc: Survivable wireless ATM network architecture. Proceedings of International Conference on Computer Communications and Networks (2000) 368–373
MORRISON, J.P., etc: Fault tolerance in the WebCom metacomputer. Proceedings of International Conference on Parallel Processing Workshops (2001) 245–250
GOLDBERG, D.: Genetic Algorithms in Search, Optimization, and Machine Learining. Addison Wesley (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bae, S., Seo, D., Kang, G., Kang, S. (2002). A New Survival Architecture for Network Processors. In: Chang, W. (eds) Advanced Internet Services and Applications. AISA 2002. Lecture Notes in Computer Science, vol 2402. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45639-2_1
Download citation
DOI: https://doi.org/10.1007/3-540-45639-2_1
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43968-4
Online ISBN: 978-3-540-45639-1
eBook Packages: Springer Book Archive