Abstract
The results of fast implementations of all five AES final candidates using Virtex Xilinx Field Programmable Gate Arrays are presented and analyzed. Performance of several alternative hardware architectures is discussed and compared. One architecture optimum from the point of view of the throughput to area ratio is selected for each of the two major types of block cipher modes. For feedback cipher modes, all AES candidates have been implemented using the basic iterative architecture, and achieved speeds ranging from 61 Mbit/s for Mars to 431 Mbit/s for Serpent. For non-feedback cipher modes, four AES candidates have been implemented using a high-throughput architecture with pipelining inside and outside of cipher rounds, and achieved speeds ranging from 12.2 Gbit/s for Rijndael to 16.8 Gbit/s for Serpent. A new methodology for a fair comparison of the hardware performance of secret-key block ciphers has been developed and contrasted with methodology used by the NSA team.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
“Advanced Encryption Standard Development Effort,” http://www.nist.gov/aes.
Third Advanced Encryption Standard (AES) Candidate Conference, New York, April 13–14, 2000, http://csrc.nist.gov/encryption/aes/round2/conf3/aes3conf.htm.
J. Nechvatal, E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, and E. Roback, “Report on the Development of the Advanced Encryption Standard (AES),” available at [1].
A. J. Elbirt, W. Yip, B. Chetwynd, C. Paar, “An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists,” in [2].
A. Dandalis, V. K. Prasanna, J. D. Rolim, “A Comparative Study of Performance of AES Final Candidates Using FPGAs,” Proc. Cryptographic Hardware and Embedded Systems Workshop, CHES 2000, Worcester, MA, Aug 17–18, 2000.
N. Weaver, J. Wawrzynek, “A comparison of the AES candidates amenability to FPGA Implementation,” in [2].
B. Weeks, M. Bean, T. Rozylowicz, C. Ficke, “Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms, ” in [2].
B. Weeks, M. Bean, T. Rozylowicz, C. Ficke, “Hardware performance simulations of Round 2 Advanced Encryption Standard algorithms,” NSA’s final report on hardware evaluations published May 15, 2000, available at http://csrc.nist.gov/encryption/aes/round2/r2anlsys.htm#NSA.
T. Ichikawa, T. Kasuya, M. Matsui, “Hardware Evaluation of the AES Finalists,” in [2].
Xilinx, Inc., “Virtex 2.5 V Field Programmable Gate Arrays, ” available at http://www.xilinx.com.
National Security Agency, “Initial plans for estimating the hardware performance of AES submissions,” available at http://csrc.nist.gov/encryption/aes/round2/round2.htm
Symmetric Key Block Cipher Modes of Operation Workshop, Baltimore, October 20, 2000, available at http://csrc.nist.gov/encryption/aes/modes/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gaj, K., Chodowiec, P. (2001). Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays. In: Naccache, D. (eds) Topics in Cryptology — CT-RSA 2001. CT-RSA 2001. Lecture Notes in Computer Science, vol 2020. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45353-9_8
Download citation
DOI: https://doi.org/10.1007/3-540-45353-9_8
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-41898-6
Online ISBN: 978-3-540-45353-6
eBook Packages: Springer Book Archive