Skip to main content

A Stochastic Framework for Co-synthesis of Real-Time Systems

  • Conference paper
  • First Online:
Languages, Compilers, and Tools for Embedded Systems (LCTES 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1985))

Included in the following conference series:

  • 238 Accesses

Abstract

In this paper, we propose a stochastic model for hardware software cosynthesis of a heterogeneous, multiprocessor computing system dedicated for a specified real time application. In this model, the task execution times and the data transfer times are taken to be random variables. Based on the stochastic framework, we derive a method for generating optimum task schedules and evaluating the performance of the architecture. The pool of resources required for building the architecture and the task allocations are optimized by a genetic algorithm. We demonstrate that this approach produces architectures which are superior in terms of cost and processor utilization. Moreover, it yields good solutions even in situations where no feasible solution could be produced using deterministic timings. The scheduling algorithm has a polynomial time complexity. The components of the architecture are evolved in a hierarchical manner, progressively refining it by applying the genetic algorithm in distinct phases. This provides a powerful CAD tool for cosynthesis which can generate a range of optimum solutions with exchangeable cost and performance benefits.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J.K. Antonio and Y.A. Li. Estimating the execution time distribution for a task graph in a heterogeneous computing system. In Proceedings of Heterogeneous Computing Workshop, pages 172–184, April 1997.

    Google Scholar 

  2. K.R. Baker, A.H.G.R. Kan, E.L. Lawler and J.K. Lenstra. Preemptive scheduling of a single machine to minimize maximum cost subject to release dates. Operations Research, pages 381–386, Mar–Apr 1983.

    Google Scholar 

  3. T. Benner, R. Ernst and J. Henkel. Hardware-software cosynthesis for microcontrollers. IEEE Design and Test of Computers, 10(4):64–75, Dec. 1993.

    Article  Google Scholar 

  4. B.P. Dave and N.K. Jha. Cohra:hardware software co-synthesis of hierarchical distributed embedded system architectures. IEEE Transactions on Computers, pages 347–354, Oct. 1997.

    Google Scholar 

  5. B.P. Dave and N.K. Jha. Cofta:hardware software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance. IEEE Transactions on Computers, 48(4):417–441, April 1999.

    Article  Google Scholar 

  6. C. Derman, L.J. Glesser and I. Olkin. Probability Models and Applications. Macmillan, 1994.

    Google Scholar 

  7. A.K. Gupta and C.P. Ravikumar. Genetic algorithm for mapping tasks onto reconfigurable parallel processors. IEE proceedings of Computer Digital Technology, 142:81–86, March 1995.

    Google Scholar 

  8. C.J. Hou and K.G. Shin. Allocation of periodic task modules with precedence and deadline constraints in distributed real time systems. IEEE transactions on computers, 46(12):1338–1355, December 1997.

    Article  MathSciNet  Google Scholar 

  9. A. Kalavade and E.A. Lee. A hardware-software codesign methodology for dsp applications. IEEE Design and Test of Coputers, 10(3):16–28, Sept. 1993.

    Article  Google Scholar 

  10. L. Kleinrock. Communication Nets: Stochastic Message Flow and Delay. McGrawHill, NY, 1964.

    Google Scholar 

  11. C.M. Krishan and K.G. Shin. Real-Time Systems. McGraw-Hill, 1997.

    Google Scholar 

  12. V. Nag. Synthesis of fault tolerant heterogeneous multiprocessor systems. Master’s thesis, Dept. of Electrical Engineering,Indian Institute of Technology, New Delhi, April 1997.

    Google Scholar 

  13. A. Parker and S. Prakash. Sos:synthesis of application specific heterogeneous multiprocessor systems. Journal of Parallel and Distributed Comput., 16:338–351, Dec 1992.

    Google Scholar 

  14. H.J. Siegel and M. Tan. A stochastic model of a dedicated heterogeneous computing system for establishing a greedy approach to developing data relocation heuristics. In Proceedings of Heterogeneous Computing Workshop, pages 122–133, April 1997.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chakraverty, S., Ravikumar, C.P. (2001). A Stochastic Framework for Co-synthesis of Real-Time Systems. In: Davidson, J., Min, S.L. (eds) Languages, Compilers, and Tools for Embedded Systems. LCTES 2000. Lecture Notes in Computer Science, vol 1985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45245-1_7

Download citation

  • DOI: https://doi.org/10.1007/3-540-45245-1_7

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41781-1

  • Online ISBN: 978-3-540-45245-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics