Register Transformations with Multiple Clock Domains

  • Alvin R. Albrecht
  • Alan J. Hu
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2144)


Modern circuit design increasingly relies on multiple clock domains - at different frequencies and with different phases - in order to achieve performance and power requirements. In this paper, we identify a special case of multiple clocking that encompasses typical design styles, and we present a theory enabling a wide range of register transformations relating to the multiple clock domains. For example, we can perform pipelining, phase abstraction, and retiming across clock domain boundaries. We believe our theory will be useful to extend current work on formal hardware design, synthesis, and verification to multiple-clock-domain systems.


Clock Cycle Clock Period Clock Phase Register Transformation Sampling Formula 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    ARM Limited. AMBA Specification (Rev 2.0). 13 May 1999.Google Scholar
  2. 2.
    Jason Baumgartner, Tamir Heyman, Vigyan Singhal, and Adnan Aziz. Model checking the IBM gigahertz processor: An abstraction algorithm for high-performance netlists. In Computer-Aided Verification: 11th International Conference, pages 72–83. Springer, 1999. LNCS Number 1633.CrossRefGoogle Scholar
  3. 3.
    Gianpiero Cabodi, Stefano Quer, and Fabio Somenzi. Optimizing sequential verification by retiming transformations. In 37th Design Automation Conference, pages 601–606. ACM/IEEE, 2000.Google Scholar
  4. 4.
    Hoon Choi, Byeong-Whee Yun, and Yun-Tae Lee. Simulation strategy after model checking: Experience in industrial SOC design. In International High-Level Design, Validation, and Test Workshop, pages 77–79. IEEE, 2000.Google Scholar
  5. 5.
    William J. Dally and John W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.Google Scholar
  6. 6.
    Klaus Eckl and Christian Legl. Retiming sequential circuits with multiple register classes. In Design, Automation and Test in Europe, pages 650–656. IEEE, March 1999.Google Scholar
  7. 7.
    Klaus Eckl, Jean Christophe Madre, Peter Zepter, and Christian Legl. A practical approach to multiple-class retiming. In 36th Design Automation Conference, pages 237–242. ACM/IEEE, 1999.Google Scholar
  8. 8.
    Guy Even, Ilan Y Spillinger, and Leon Stok. Retiming revisited and reversed. IEEE Transactions on CAD, 15(3):348–357, March 1996.Google Scholar
  9. 9.
    Soha Hassoun and Carl Ebeling. Architectural retiming: Pipelining latency-constrained circuits. In 33rd Design Automation Conference, pages 708–713. ACM/IEEE, 1996.Google Scholar
  10. 10.
    Gagan Hasteer, Anmol Mathur, and Prithviraj Banerjee. Efficient equivalence checking of multi-phase designs using retiming. In International Conference on Computer-Aided Design, pages 557–562. IEEE/ACM, 1998.Google Scholar
  11. 11.
    Alexander T. Ishii, Charles E. Leiserson, and Marios C. Papaefthymiou. Optimizing two-phase, level-clocked circuitry. Journal of the ACM, 44(1):148–199, January 1997. An earlier version of this paper appear in Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown/MIT Conference, March 1992.Google Scholar
  12. 12.
    Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5–35, 1991.zbMATHCrossRefMathSciNetGoogle Scholar
  13. 13.
    Bill Lin, Steven Vercauteren, and Hugo De Man. Embedded architecture co-synthesis and system integration. In 4th International Workshop on Hardware/Software Codesign, pages 2–9. IEEE, 1996.Google Scholar
  14. 14.
    Brian Lockyear and Carl Ebeling. Optimal retiming of multi-phase, level-clocked circuits. Technical Report TR-91-10-01, University of Washington, Department of Computer Science and Engineering, 1991.Google Scholar
  15. 15.
    T. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, 1993.Google Scholar
  16. 16.
    Christos A. Papachristou, Mehrdad Nourani, and Mark Spining. A multiple clocking scheme for low-power RTL design. IEEE Transactions on VLSI Systems, 7(2):266–276, June 1999.Google Scholar
  17. 17.
    Vigyan Singhal, Sharad Malik, and Robert K. Brayton. The case for retiming with explicit reset circuitry. In International Conference on Computer-Aided Design, pages 618–625. IEEE/ACM, 1996.Google Scholar
  18. 18.
    Hervé J. Touati and Robert K. Brayton. Computing the initial states of retimed circuits. IEEE Transactions on CAD, 12(1): 157–162, January 1993.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Alvin R. Albrecht
    • 1
  • Alan J. Hu
    • 1
  1. 1.Department of Computer ScienceUniversity of British ColumbiaUSA

Personalised recommendations