Multiclock Esterel

  • Gérard Berry
  • Ellen Sentovich
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2144)


We present the Multiclock Esterel language, which extends the synchronous language Esterel to multiple clock zones. While Esterel is good for compact single-clocked hardware or software designs, modern electronic designs are growing rapidly and they can no longer be designed in a monolithic fashion. Problems such as clock distribution, complexity, and power limitations have led designers to construct designs in a modular, multiple clock fashion. Multiclock Esterel is designed precisely to address this design style. It is a natural extension of Esterel, and retains its strong synchronous semantics and internal determinism. Statements driven by different clocks communicate through two special devices called the sampler and the reclocker. Multiclock Esterel should be understood as a preliminary language proposal meant to study multiclocking. It has not yet been validated by large experiments.


Reactive Module Process Body Global Clock Clock Distribution Single Clock 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers, 1997.Google Scholar
  2. 2.
    G. Berry. Esterel on Hardware. Phil. Trans. R. Soc. London A, 339:87–104, 1992.CrossRefGoogle Scholar
  3. 3.
    G. Berry. Preemption in concurrent systesms. In Proc. FSTTCS93, Lecture Notes in Computer Science 761, pages 72–93. Springer-Verlag, 1993.Google Scholar
  4. 4.
    G. Berry. The Constructive Semantics of Esterel. Draft book, preliminary version available from, 1995-1999.
  5. 5.
    G. Berry. The Esterel v5 Language Primer. Available from, 2000.
  6. 6.
    G. Berry and G. Gonthier. The Esterel Synchronous Programming Language: Design, Semantics, Implementation. Science of Computer Programming, 19(2):87–152, 1992.zbMATHCrossRefGoogle Scholar
  7. 7.
    P. Caspi, C. Mazuet, and N. Reynaud-Parigot. About the design of distributed control systems: the quasi-synchronous approach. In Proc. Safecomp’01, September 2001.Google Scholar
  8. 8.
    P. Le Guernic, M. Le Borgne, T. Gauthier, and C. Le Maire. Programming Real-Time Applications with Signal. Another Look at Real Time Programming, Proceedings of the IEEE, Special Issue, September 1991.Google Scholar
  9. 9.
    N. Halbwachs, P. Caspi, and D. Pilaud. The Synchronous Dataflow Programming Language Lustre. Another Look at Real Time Programming, Proceedings of the IEEE, Special Issue, September 1991.Google Scholar
  10. 10.
    Randy H. Katz. Contemporary Logic Design. Benjamin / Cummings, 1994.Google Scholar
  11. 11.
    David E. Muller and W. S. Bartky. A theory of asynchronous circuits. In Proceedings of an International Symposium on the Theory of Switching, pages 204–243. Harvard University Press, April 1959.Google Scholar
  12. 12.
    S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, and K. Jenkins. Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3-4.5MHz. In Proceedings of the ISSCC, February 2000.Google Scholar
  13. 13.
    E.M. Sentovich, K.J. Singh, C. Moon, H. Savoj, R.K. Brayton, and A. Sangiovanni-Vincentelli. Sequential Circuit Design Using Synthesis and Optimization. In Proc of the ICCD, pages 328–333, October 1992.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Gérard Berry
    • 1
  • Ellen Sentovich
    • 2
  1. 1.Esterel TechnologiesVilleneuve-LoubetFrance
  2. 2.Cadence Berkeley LaboratoriesBerkeley

Personalised recommendations