Abstract
This paper discusses the architectural optimizations for a special purpose ASIC processor that implements the AES Rijndael Algorithm. In October 2000 the NIST chose Rijndael as the new Advanced Encryption Standard (AES). The algorithm has variable key length and block length between 128, 192, or 256 bits. VLSI architectural optimizations such as parallelism and distributed memory are discussed, and several hardware design techniques are employed to increase performance and reduce area consumption. The hardware architecture is described using Verilog XL and synthesized by Synopsys with a 0.18μm standard cell library. Results show that with a design of 173,000 gates, data encryption can be done at a rate of 1.82 Gbits/sec.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
J. Daemen and V. Rijimen, “AES Proposal: Rijndael.” Available at http://csrc.nist.gov/encryption/aes/rijndael/Rijndael.pdf
E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, J. Nechvatal, and E. Roback, “Report on the Development of the Advanced Encryption Standard (AES).” Available at http://csrc.nist.gov/encryption/aes/round2/r2report.pdf
J. Savard, “The Advanced Encryption Standard (Rijndael).” Available at http://home.ecn.ab.ca/~jsavard/crypto/co040801.htm
W. Diffic and M. Hellman, “Privacy and Authentication: An Introduction to Cryptography.” Proceedings of IEEE, 67 (1979), pp. 397–427.
I. Verbauwhede, F. Hoornaert, H. De Man, and J. Vandewalle, “ASIC Cryptographical Processor Based on DES.” Proceedings of EURO-ASIC-91, Paris, May 1991.
M. Bean, C. Ficke, T. Rozylowicz, and B. Weeks, “Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms.” Available at http://csrc.nist.gov/encryption/aes/round2/NSA-AESfinalreport.pdf
J. Jaffe, B. Jun, and P. Kocher. “Introduction to Differential Power Analysis and Related Attacks.” Available at http://www.cryptography.com/dpa/technical/index.html
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kuo, H., Verbauwhede, I. (2001). Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. In: Koç, Ç.K., Naccache, D., Paar, C. (eds) Cryptographic Hardware and Embedded Systems — CHES 2001. CHES 2001. Lecture Notes in Computer Science, vol 2162. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44709-1_6
Download citation
DOI: https://doi.org/10.1007/3-540-44709-1_6
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42521-2
Online ISBN: 978-3-540-44709-2
eBook Packages: Springer Book Archive