Abstract
Designers of safety-critical VLSI systems are asking for effective tools for evaluating and validating their designs. Fault Injection is commonly adopted for this task, and its effectiveness is therefore a key factor. In this paper we propose to exploit FPGAs to speed-up Fault Injection for fault tolerance evaluation of VLSI circuits. A complete Fault Injection environment is described, relying on FPGA-based emulation of the circuit for fault effect analysis. The proposed approach allows combining the efficiency of hardware-based techniques, and the flexibility of simulation-based techniques. Experimental results are provided to support the feasibility and effectiveness of the approach.
The work is partially funded by the Italian Ministry for University through the project “Sistemi di elaborazione reattivi ed affidabili per applicazioni industriali”, the Italian Space Agency through the basic research project “Definizione e valutazione di tecniche software per la realizzazione di sistemi di elaborazione tolleranti ai guasti a basso costo”, and by Politecnico di Torino through the Giovani Ricercatori project.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Nikoladis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, IEEE 17th VLSI Test Symposium, April 1999, pp. 86–94
R. K. Iyer and D. Tang, Experimental Analysis of Computer System Dependability, Chapter 5 of Fault-Tolerant Computer System Design, D. K. Pradhan (ed.), Prentice Hall, 1996
E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault Injection into VHDL Models: theMEFISTO Tool, Proc. FTCS-24, 1994, pp. 66–75
G.A. Kanawati, N.A. Kanawati, J.A. Abraham, FERRARI: A Flexible Software-Based Fault and Error Injection System, IEEE Trans, on Computers, Vol 44, N. 2, February 1995, pp. 248–260
J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.-C. Laprie, E. Martins, D. Powell, Fault Injection for Dependability Validation: A Methodology and some Applications, IEEE Transactions on Software Engineering, Vol. 16, No. 2, February 1990
S. A. Hwang, J. H. Hong, W. Wu, Sequential circuit fault simulation using logic emulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: Vol. 17, No. 8, Aug. 1998, pp. 724–736
K. T. Cheng, S. Y. Huang, W. J. Dai, Fault emulation: A new methodology for fault grading, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 10, Oct. 1999, pp. 1487–1495
L. Antoni, R. Leveugle, B. Fehér, Using Run-time Reconfiguration for Fault Injection in Hardware Prototypes, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 405–413
Hungse, E.M. Rudnick, J.H. Patel, R.K. Iyer, G.S. Choi, A gate-level simulation environment for alpha-particle-induced transient faults, IEEE Transactions on Computers, Vol. 45, No. 11, Nov. 1996, pp. 1248–1256
B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, New Techniques for Accelerating Fault Injection in VHDL descriptions, IOLTW2000: International On-Line Test Workshop, July 2000
ADM-XRC PCI Mezzanine card User Guide Version 1.2, ALPHA DATA parallel systems ltd, http://www.alphadata.co.uk/
F. Corno, M. Sonza Reorda, G. Squillero, RT-Level ITC 99 Benchmark and First ATPG Results, IEEE Design & Test of Computers, July-August 2000
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2001 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Civera, P., Macchiarulo, L., Rebaudengo, M., Sonza Reorda, M., Violante, M. (2001). FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_51
Download citation
DOI: https://doi.org/10.1007/3-540-44687-7_51
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-42499-4
Online ISBN: 978-3-540-44687-3
eBook Packages: Springer Book Archive