The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems

  • Gilles Sassatelli
  • Lionel Torres
  • Jerome Galy
  • Gaston Cambon
  • Camille Diou
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2147)


Internet is becoming one of the key features of tomorrow’s communication world. The evolution of mobile phones networks, such as UMTS will soon allow everyone to be connected, everywhere. These new network technologies bring the ability to deal not only with classical voice or text messages, but also with improved content: multimedia. At the mobile level, this kind of data oriented content requires highly efficient architectures; and nowadays mobile system-on-chip solutions will no longer be able to manage the critical constraints like area, power and data computing efficiency. In this paper we will propose a new dynamically reconfigurable network, dedicated to data oriented applications such as the one allowed on third generation networks. Principles, realizations and comparative results will be exposed for some classical applications targeted on different architectures.


Motion Estimation Clock Cycle Mean Absolute Difference Inverse Discrete Cosine Transform Reference Block 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Stephen Brown and J. Rose, “Architecture of FPGAs and CPLDs: A Tutorial,” IEEE Design and Test of Computers, Vol. 13, No. 2, pp. 42–57, 1996CrossRefGoogle Scholar
  2. 2.
    M. Gokhale et al, “Building and Using a Highly Parallel Programmable Logic Array,” IEEE Computer, pp. 81–89, Jan. 1991Google Scholar
  3. 3.
    W. H. Mangione-Smith et al, “Seeking Solutions in Configurable Computing,” IEEE Computer, pp. 38–43, December 1997Google Scholar
  4. 4.
    J. R. Hauser and J. Wawrzynek, “Garp: A MIPS Processor with a Re-configurable Coprocessor,” Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997Google Scholar
  5. 5.
    A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzadeh, “ Design and Implementation of the Tiny RISC microprocessor,” Microprocessors and Microsystems, Vol. 16, No. 4, pp. 187–94, 1992CrossRefGoogle Scholar
  6. 6.
    C. Hsieh and T. Lin, “ VLSI Architecture For Block-Matching Motion Estimation Algorithm,” IEEE Trans. on Circuits and Systems for Video Technology, vol. 2, pp. 169–175, June 1992.Google Scholar
  7. 7.
    N. Ahmed, T. Natarajan, and K.R. Rao, “Discrete cosine transform,” IEEE Trans. On Computers, vol. C-23, pp. 90–93, Jan 1974Google Scholar
  8. 8.
    ISO/IEC JTC1 CD 10918. Digital compression and coding of continuous-tone still images-part 1, requirements and guidelines, ISO, 1993 (JPEG)Google Scholar
  9. 9.
    ISO/IEC JTC1 CD 13818. Generic coding of moving pictures and associated audio: video, ISO, 1994 (MPEG-2 standard)Google Scholar
  10. 10.
    Challenges for Adaptive Computing Systems, Defense and Advanced Research Projects Agency, at
  11. 11.
    Xilinx, the Programmable Logic Data Book, 1994Google Scholar
  12. 12.
    A. Bugeja and W. Yang, “A Re-configurable VLSI Coprocessing System for the Block Matching Algorithm”, IEEE Trans. On VLSI systems, vol. 5, September 1997.Google Scholar
  13. 13.
    Intel Application Notes for Pentium MMX,
  14. 14.
    CDiou, M. Robert, L. Torres, “A Wavelet Core for Video Processing”, ICIP2000, IEEE Signal Processing Society 2000 International Conference on Image Processing, Vancouver, September 10–13, 2000, pp 35–40.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Gilles Sassatelli
    • 1
  • Lionel Torres
    • 1
  • Jerome Galy
    • 1
  • Gaston Cambon
    • 1
  • Camille Diou
    • 1
  1. 1.University of Montpellier IIMontpellierFrance

Personalised recommendations