Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits
A technique for rapidly generating configuration datastreams from high-level HDL-like constructs is introduced. This new technique allows a wide variety of client applications to send a fully placed netlist to a sever which routes the netlist and then generates a configuration datastream (either full or partial). The configuration datastream can then be used by the client to reconfigure hardware. This new technology provides an experimental infrastructure that can realize many existing abstractions for reconfigurable computing. This paper considers an implementation of configuration data graphs.
Unable to display preview. Download preview PDF.
- 1.Singh, S and James-Roxby, P, “Lava and JBits: From HDL to Bitstream in Minutes”, Proc. FCCM01, April, 2001, to be publishedGoogle Scholar
- 2.Brebner, G, “The Swappable Logic Unit: A Paradigm for Virtual Hardware”, Proc. FCCM97, April, 1997, pp. 72–81Google Scholar
- 3.Luk, W, Shirazi, N and P. Cheung, “Compilation Tools for Run-Time Reconfigurable Designs”, Proc. FCCM97, April 1997, pp 56–65Google Scholar
- 4.Sezer, S et al, “Fast Partial Reconfiguration for FCCMs”, Proc. FCCM98, pp. 318–319Google Scholar
- 5.McMillan, S and Guccione, S, “Partial Run-Time Reconfiguration Using JRTR”, Proc. FPL 2000, Sept. 2000Google Scholar
- 6.Xilinx, Inc: “ Virtex Series Configuration Architecture User Guide”, XAPP151, available on line at http://www.xilinx.com/xapp/xapp151.pdf, 2000
- 7.James-Roxby, P and Guccione, S, “Automated Extraction of Run-Time Parameterisable Cores from Programmable Device Configurations”, Proc. FCCM00Google Scholar
- 8.Heron, J-P and Woods, R, “Accelerating run-time reconfiguration on custom computing machines”, Proc.SPIE International Symposium on Optical Science, Engineering and Instrumentation, San Diego, USA, 1998Google Scholar